OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl/] [verilog] - Rev 1155

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1155 No functional change. Only added customization for exception vectors. lampret 7754d 07h /or1k/tags/rel_21/or1200/rtl/verilog
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7767d 08h /or1k/tags/rel_21/or1200/rtl/verilog
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7767d 08h /or1k/tags/rel_21/or1200/rtl/verilog
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7768d 04h /or1k/tags/rel_21/or1200/rtl/verilog
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7768d 04h /or1k/tags/rel_21/or1200/rtl/verilog
1130 RFRAM type always need to be defined. lampret 7768d 04h /or1k/tags/rel_21/or1200/rtl/verilog
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7768d 04h /or1k/tags/rel_21/or1200/rtl/verilog
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7843d 02h /or1k/tags/rel_21/or1200/rtl/verilog
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7887d 20h /or1k/tags/rel_21/or1200/rtl/verilog
1083 SB mem width fixed. simons 7919d 15h /or1k/tags/rel_21/or1200/rtl/verilog
1079 RAMs wrong connected to the BIST scan chain. mohor 7928d 12h /or1k/tags/rel_21/or1200/rtl/verilog
1078 Previous check-in was done by mistake. mohor 7928d 14h /or1k/tags/rel_21/or1200/rtl/verilog
1077 Signal scanb_sen renamed to scanb_en. mohor 7928d 14h /or1k/tags/rel_21/or1200/rtl/verilog
1069 Signal scanb_eni renamed to scanb_en mohor 7932d 07h /or1k/tags/rel_21/or1200/rtl/verilog
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7939d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1055 Removed obsolete comment. lampret 7971d 02h /or1k/tags/rel_21/or1200/rtl/verilog
1054 Fixed a combinational loop. lampret 7971d 02h /or1k/tags/rel_21/or1200/rtl/verilog
1053 Disabled cache inhibit atttribute. lampret 7971d 02h /or1k/tags/rel_21/or1200/rtl/verilog
1038 Fixed a typo, reported by Taylor Su. lampret 7978d 09h /or1k/tags/rel_21/or1200/rtl/verilog
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7978d 23h /or1k/tags/rel_21/or1200/rtl/verilog
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7979d 10h /or1k/tags/rel_21/or1200/rtl/verilog
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7979d 23h /or1k/tags/rel_21/or1200/rtl/verilog
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7983d 04h /or1k/tags/rel_21/or1200/rtl/verilog
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7983d 06h /or1k/tags/rel_21/or1200/rtl/verilog
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7990d 03h /or1k/tags/rel_21/or1200/rtl/verilog
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7996d 03h /or1k/tags/rel_21/or1200/rtl/verilog
993 Fixed IMMU bug. lampret 7996d 03h /or1k/tags/rel_21/or1200/rtl/verilog
984 Disable SB until it is tested lampret 7999d 07h /or1k/tags/rel_21/or1200/rtl/verilog
977 Added store buffer. lampret 7999d 09h /or1k/tags/rel_21/or1200/rtl/verilog
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8002d 23h /or1k/tags/rel_21/or1200/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.