OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl/] [verilog] - Rev 737

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
737 Added alternative for critical path in DU. lampret 8157d 20h /or1k/tags/rel_21/or1200/rtl/verilog
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8160d 19h /or1k/tags/rel_21/or1200/rtl/verilog
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8160d 19h /or1k/tags/rel_21/or1200/rtl/verilog
668 Lapsus fixed. simons 8185d 05h /or1k/tags/rel_21/or1200/rtl/verilog
663 No longer using async rst as sync reset for the counter. lampret 8187d 19h /or1k/tags/rel_21/or1200/rtl/verilog
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8188d 16h /or1k/tags/rel_21/or1200/rtl/verilog
636 Fixed combinational loops. lampret 8198d 00h /or1k/tags/rel_21/or1200/rtl/verilog
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8202d 19h /or1k/tags/rel_21/or1200/rtl/verilog
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8207d 13h /or1k/tags/rel_21/or1200/rtl/verilog
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8211d 06h /or1k/tags/rel_21/or1200/rtl/verilog
596 SR[TEE] should be zero after reset. lampret 8211d 11h /or1k/tags/rel_21/or1200/rtl/verilog
595 Fixed 'the NPC single-step fix'. lampret 8212d 06h /or1k/tags/rel_21/or1200/rtl/verilog
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8212d 13h /or1k/tags/rel_21/or1200/rtl/verilog
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8215d 14h /or1k/tags/rel_21/or1200/rtl/verilog
571 Changed alignment exception EPCR. Not tested yet. lampret 8215d 23h /or1k/tags/rel_21/or1200/rtl/verilog
570 Fixed order of syscall and range exceptions. lampret 8216d 01h /or1k/tags/rel_21/or1200/rtl/verilog
569 Default ASIC configuration does not sample WB inputs. lampret 8216d 11h /or1k/tags/rel_21/or1200/rtl/verilog
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8216d 14h /or1k/tags/rel_21/or1200/rtl/verilog
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8222d 20h /or1k/tags/rel_21/or1200/rtl/verilog
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8226d 23h /or1k/tags/rel_21/or1200/rtl/verilog
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8227d 12h /or1k/tags/rel_21/or1200/rtl/verilog
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8257d 15h /or1k/tags/rel_21/or1200/rtl/verilog
401 *** empty log message *** simons 8261d 01h /or1k/tags/rel_21/or1200/rtl/verilog
400 force_dslot_fetch does not work - allways zero. simons 8261d 01h /or1k/tags/rel_21/or1200/rtl/verilog
399 Trap insn couses break after exits ex_insn. simons 8261d 01h /or1k/tags/rel_21/or1200/rtl/verilog
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8263d 21h /or1k/tags/rel_21/or1200/rtl/verilog
390 Changed instantiation name of VS RAMs. lampret 8263d 23h /or1k/tags/rel_21/or1200/rtl/verilog
387 Now FPGA and ASIC target are separate. lampret 8264d 01h /or1k/tags/rel_21/or1200/rtl/verilog
386 Fixed VS RAM instantiation - again. lampret 8264d 01h /or1k/tags/rel_21/or1200/rtl/verilog
370 Program counter divided to PPC and NPC. simons 8267d 23h /or1k/tags/rel_21/or1200/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.