OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200/] [rtl] - Rev 1078

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1078 Previous check-in was done by mistake. mohor 7932d 08h /or1k/tags/rel_21/or1200/rtl
1077 Signal scanb_sen renamed to scanb_en. mohor 7932d 08h /or1k/tags/rel_21/or1200/rtl
1069 Signal scanb_eni renamed to scanb_en mohor 7936d 01h /or1k/tags/rel_21/or1200/rtl
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7943d 03h /or1k/tags/rel_21/or1200/rtl
1055 Removed obsolete comment. lampret 7974d 20h /or1k/tags/rel_21/or1200/rtl
1054 Fixed a combinational loop. lampret 7974d 20h /or1k/tags/rel_21/or1200/rtl
1053 Disabled cache inhibit atttribute. lampret 7974d 20h /or1k/tags/rel_21/or1200/rtl
1038 Fixed a typo, reported by Taylor Su. lampret 7982d 04h /or1k/tags/rel_21/or1200/rtl
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7982d 17h /or1k/tags/rel_21/or1200/rtl
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7983d 04h /or1k/tags/rel_21/or1200/rtl
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7983d 17h /or1k/tags/rel_21/or1200/rtl
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7986d 22h /or1k/tags/rel_21/or1200/rtl
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7987d 01h /or1k/tags/rel_21/or1200/rtl
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7993d 21h /or1k/tags/rel_21/or1200/rtl
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7999d 21h /or1k/tags/rel_21/or1200/rtl
993 Fixed IMMU bug. lampret 7999d 21h /or1k/tags/rel_21/or1200/rtl
984 Disable SB until it is tested lampret 8003d 01h /or1k/tags/rel_21/or1200/rtl
977 Added store buffer. lampret 8003d 03h /or1k/tags/rel_21/or1200/rtl
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8006d 17h /or1k/tags/rel_21/or1200/rtl
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8007d 17h /or1k/tags/rel_21/or1200/rtl
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8009d 18h /or1k/tags/rel_21/or1200/rtl
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8009d 18h /or1k/tags/rel_21/or1200/rtl
942 Delayed external access at page crossing. lampret 8009d 18h /or1k/tags/rel_21/or1200/rtl
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8021d 21h /or1k/tags/rel_21/or1200/rtl
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8038d 01h /or1k/tags/rel_21/or1200/rtl
871 Generic flip-flop based memory macro for register file. lampret 8074d 07h /or1k/tags/rel_21/or1200/rtl
870 Added defines for enabling generic FF based memory macro for register file. lampret 8074d 07h /or1k/tags/rel_21/or1200/rtl
869 Added generic flip-flop based memory macro instantiation. lampret 8074d 07h /or1k/tags/rel_21/or1200/rtl
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8145d 06h /or1k/tags/rel_21/or1200/rtl
794 Added again just recently removed full_case directive lampret 8145d 07h /or1k/tags/rel_21/or1200/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.