OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] [or1200] - Rev 271

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
271 Added missing endif lampret 8287d 09h /or1k/tags/rel_21/or1200
265 Modified virtual silicon instantiations. lampret 8290d 05h /or1k/tags/rel_21/or1200
220 Fixed parameters in generic sprams. lampret 8301d 04h /or1k/tags/rel_21/or1200
219 Fixed sensitivity list. lampret 8302d 05h /or1k/tags/rel_21/or1200
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8302d 06h /or1k/tags/rel_21/or1200
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8304d 00h /or1k/tags/rel_21/or1200
216 No longer needed. lampret 8309d 10h /or1k/tags/rel_21/or1200
215 MP3 version. lampret 8309d 10h /or1k/tags/rel_21/or1200
210 Updated debug. More cleanup. Added MAC. lampret 8322d 19h /or1k/tags/rel_21/or1200
209 Update debug. lampret 8325d 00h /or1k/tags/rel_21/or1200
205 Adding debug capabilities. Half done. lampret 8330d 19h /or1k/tags/rel_21/or1200
203 Updated from xess branch. lampret 8335d 00h /or1k/tags/rel_21/or1200
180 Updated debug. lampret 8347d 23h /or1k/tags/rel_21/or1200
179 Sim run script lampret 8367d 15h /or1k/tags/rel_21/or1200
178 Some test code lampret 8367d 15h /or1k/tags/rel_21/or1200
177 Improved wb_sram model lampret 8367d 15h /or1k/tags/rel_21/or1200
176 IC enable/disable. lampret 8367d 16h /or1k/tags/rel_21/or1200
172 Removing obsolete files. lampret 8371d 20h /or1k/tags/rel_21/or1200
171 Added monitor.v and timescale.v lampret 8371d 20h /or1k/tags/rel_21/or1200
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8371d 20h /or1k/tags/rel_21/or1200
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8371d 20h /or1k/tags/rel_21/or1200
168 Major clean-up. lampret 8375d 10h /or1k/tags/rel_21/or1200
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8393d 20h /or1k/tags/rel_21/or1200
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8393d 20h /or1k/tags/rel_21/or1200
164 *** empty log message *** lampret 8395d 23h /or1k/tags/rel_21/or1200
163 Forgot files.f file. lampret 8395d 23h /or1k/tags/rel_21/or1200
162 Benches (under development). lampret 8395d 23h /or1k/tags/rel_21/or1200
161 Development version of RTL. Libraries are missing. lampret 8395d 23h /or1k/tags/rel_21/or1200
160 simulation script lampret 8395d 23h /or1k/tags/rel_21/or1200
159 synthesis scripts lampret 8395d 23h /or1k/tags/rel_21/or1200

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.