OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21] - Rev 992

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
992 A bug when cache enabled and bus error comes fixed. simons 7999d 21h /or1k/tags/rel_21
991 Different memory controller. simons 7999d 21h /or1k/tags/rel_21
990 Test is now complete. simons 7999d 21h /or1k/tags/rel_21
989 c++ is making problems so, for now, it is excluded. simons 8001d 05h /or1k/tags/rel_21
988 ORP architecture supported. simons 8001d 20h /or1k/tags/rel_21
987 ORP architecture supported. simons 8002d 03h /or1k/tags/rel_21
986 outputs out of function are not registered anymore markom 8002d 04h /or1k/tags/rel_21
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8002d 16h /or1k/tags/rel_21
984 Disable SB until it is tested lampret 8002d 16h /or1k/tags/rel_21
983 First checkin lampret 8002d 18h /or1k/tags/rel_21
982 Moved to sim/bin lampret 8002d 18h /or1k/tags/rel_21
981 First checkin. lampret 8002d 18h /or1k/tags/rel_21
980 Removed sim.tcl that shouldn't be here. lampret 8002d 18h /or1k/tags/rel_21
979 Removed old test case binaries. lampret 8002d 18h /or1k/tags/rel_21
978 Added variable delay for SRAM. lampret 8002d 18h /or1k/tags/rel_21
977 Added store buffer. lampret 8002d 18h /or1k/tags/rel_21
976 Added store buffer lampret 8002d 18h /or1k/tags/rel_21
975 First checkin lampret 8002d 18h /or1k/tags/rel_21
974 Enabled what works on or1ksim and disabled other tests. lampret 8002d 20h /or1k/tags/rel_21
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8005d 00h /or1k/tags/rel_21
972 Interrupt suorces fixed. simons 8005d 00h /or1k/tags/rel_21
971 Now even keyboard test passes. simons 8005d 03h /or1k/tags/rel_21
970 Testbench is now running on ORP architecture platform. simons 8005d 16h /or1k/tags/rel_21
969 Checking in except directory. lampret 8006d 08h /or1k/tags/rel_21
968 Checking in utils directory. lampret 8006d 08h /or1k/tags/rel_21
967 Checking in mul directory. lampret 8006d 08h /or1k/tags/rel_21
966 Checking in cbasic directory. lampret 8006d 08h /or1k/tags/rel_21
965 Checking in basic directory. lampret 8006d 08h /or1k/tags/rel_21
964 Checking in support directory. lampret 8006d 08h /or1k/tags/rel_21
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8006d 08h /or1k/tags/rel_21

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.