OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 438

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
438 ITLB -> DTLB lapsus fixed. simons 8251d 07h /or1k/tags/rel_24
437 When lsu instruction produce exception registers are preserved. simons 8251d 07h /or1k/tags/rel_24
436 Copying from flash to ram only when there is 0xff on address 0. simons 8251d 07h /or1k/tags/rel_24
435 Initial revision. simons 8251d 10h /or1k/tags/rel_24
434 isblank changed to isspace markom 8251d 12h /or1k/tags/rel_24
433 clkcycle parameter added to configuration markom 8251d 13h /or1k/tags/rel_24
432 added missing basic.S file markom 8251d 13h /or1k/tags/rel_24
431 stepping over breakpoint added markom 8251d 14h /or1k/tags/rel_24
430 dpfault and ipfault exceptions implemented markom 8252d 06h /or1k/tags/rel_24
429 cache configuration added markom 8252d 06h /or1k/tags/rel_24
428 cache configuration added markom 8252d 06h /or1k/tags/rel_24
427 memory_table status output; some bugs fixed in configuration loading markom 8252d 07h /or1k/tags/rel_24
426 memory logging added markom 8252d 08h /or1k/tags/rel_24
425 immu and dmmu configurations added markom 8252d 08h /or1k/tags/rel_24
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8252d 11h /or1k/tags/rel_24
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8253d 06h /or1k/tags/rel_24
422 Data section is put to flash when loading. simons 8253d 08h /or1k/tags/rel_24
421 aadded missing file markom 8253d 09h /or1k/tags/rel_24
420 Jump bug fixed. simons 8253d 11h /or1k/tags/rel_24
419 Added config parameter vapi.log_device_id erez 8254d 00h /or1k/tags/rel_24
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8254d 00h /or1k/tags/rel_24
417 ITLB test tested on simulator. simons 8254d 21h /or1k/tags/rel_24
416 IMMU bugs fixed. simons 8254d 21h /or1k/tags/rel_24
415 DTLB test tested on simulator. simons 8255d 22h /or1k/tags/rel_24
414 Stack section should not be loaded into mamory. simons 8256d 06h /or1k/tags/rel_24
413 some section changes markom 8256d 07h /or1k/tags/rel_24
412 *** empty log message *** simons 8256d 08h /or1k/tags/rel_24
411 acv uart testsuite now works (without modem test) markom 8256d 11h /or1k/tags/rel_24
410 MMU test added. simons 8257d 05h /or1k/tags/rel_24
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8257d 11h /or1k/tags/rel_24

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.