OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24] - Rev 205

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
205 Adding debug capabilities. Half done. lampret 8331d 04h /or1k/tags/rel_24
204 Added function prototypes to stop gcc from complaining erez 8333d 19h /or1k/tags/rel_24
203 Updated from xess branch. lampret 8335d 09h /or1k/tags/rel_24
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8340d 16h /or1k/tags/rel_24
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8340d 16h /or1k/tags/rel_24
200 Initial import simons 8343d 23h /or1k/tags/rel_24
199 Initial import simons 8344d 01h /or1k/tags/rel_24
198 Moved from testbench.old simons 8346d 11h /or1k/tags/rel_24
197 This is not used any more. simons 8346d 12h /or1k/tags/rel_24
196 Configuration SPRs added. simons 8346d 12h /or1k/tags/rel_24
195 New test added. simons 8346d 12h /or1k/tags/rel_24
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8346d 20h /or1k/tags/rel_24
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8346d 20h /or1k/tags/rel_24
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8347d 05h /or1k/tags/rel_24
191 Added UART jitter var to sim config chris 8348d 02h /or1k/tags/rel_24
190 Added jitter initialization chris 8348d 02h /or1k/tags/rel_24
189 fixed mode handling for tick facility chris 8348d 02h /or1k/tags/rel_24
188 fixed PIC interrupt controller chris 8348d 02h /or1k/tags/rel_24
187 minor change to clear pending exception chris 8348d 02h /or1k/tags/rel_24
186 major change to UART structure chris 8348d 02h /or1k/tags/rel_24
185 major change to UART code chris 8348d 02h /or1k/tags/rel_24
184 modified decode for trace debugging chris 8348d 02h /or1k/tags/rel_24
183 changed special case for PICSR chris 8348d 02h /or1k/tags/rel_24
182 updated exception handling procedures chris 8348d 02h /or1k/tags/rel_24
181 Added trace/stall commands chris 8348d 02h /or1k/tags/rel_24
180 Updated debug. lampret 8348d 08h /or1k/tags/rel_24
179 Sim run script lampret 8368d 00h /or1k/tags/rel_24
178 Some test code lampret 8368d 00h /or1k/tags/rel_24
177 Improved wb_sram model lampret 8368d 00h /or1k/tags/rel_24
176 IC enable/disable. lampret 8368d 00h /or1k/tags/rel_24

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.