OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] [verilog/] - Rev 357

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Fixed dbg_is_o assignment width. lampret 8270d 05h /or1k/tags/rel_25/or1200/rtl/verilog
356 Break point bug fixed simons 8270d 07h /or1k/tags/rel_25/or1200/rtl/verilog
354 Fixed width of du_except. lampret 8271d 01h /or1k/tags/rel_25/or1200/rtl/verilog
353 Cashes disabled. simons 8271d 12h /or1k/tags/rel_25/or1200/rtl/verilog
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8272d 15h /or1k/tags/rel_25/or1200/rtl/verilog
351 Fixed some l.trap typos. lampret 8272d 16h /or1k/tags/rel_25/or1200/rtl/verilog
350 For GDB changed single stepping and disabled trap exception. lampret 8272d 17h /or1k/tags/rel_25/or1200/rtl/verilog
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8277d 16h /or1k/tags/rel_25/or1200/rtl/verilog
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8277d 16h /or1k/tags/rel_25/or1200/rtl/verilog
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8279d 00h /or1k/tags/rel_25/or1200/rtl/verilog
316 Fixed exceptions. lampret 8280d 22h /or1k/tags/rel_25/or1200/rtl/verilog
271 Added missing endif lampret 8285d 11h /or1k/tags/rel_25/or1200/rtl/verilog
265 Modified virtual silicon instantiations. lampret 8288d 07h /or1k/tags/rel_25/or1200/rtl/verilog
220 Fixed parameters in generic sprams. lampret 8299d 06h /or1k/tags/rel_25/or1200/rtl/verilog
219 Fixed sensitivity list. lampret 8300d 08h /or1k/tags/rel_25/or1200/rtl/verilog
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8300d 08h /or1k/tags/rel_25/or1200/rtl/verilog
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8302d 03h /or1k/tags/rel_25/or1200/rtl/verilog
216 No longer needed. lampret 8307d 13h /or1k/tags/rel_25/or1200/rtl/verilog
215 MP3 version. lampret 8307d 13h /or1k/tags/rel_25/or1200/rtl/verilog
210 Updated debug. More cleanup. Added MAC. lampret 8320d 21h /or1k/tags/rel_25/or1200/rtl/verilog
209 Update debug. lampret 8323d 02h /or1k/tags/rel_25/or1200/rtl/verilog
205 Adding debug capabilities. Half done. lampret 8328d 21h /or1k/tags/rel_25/or1200/rtl/verilog
203 Updated from xess branch. lampret 8333d 02h /or1k/tags/rel_25/or1200/rtl/verilog
176 IC enable/disable. lampret 8365d 18h /or1k/tags/rel_25/or1200/rtl/verilog
172 Removing obsolete files. lampret 8369d 22h /or1k/tags/rel_25/or1200/rtl/verilog
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8369d 22h /or1k/tags/rel_25/or1200/rtl/verilog
168 Major clean-up. lampret 8373d 12h /or1k/tags/rel_25/or1200/rtl/verilog
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8391d 23h /or1k/tags/rel_25/or1200/rtl/verilog
163 Forgot files.f file. lampret 8394d 01h /or1k/tags/rel_25/or1200/rtl/verilog
161 Development version of RTL. Libraries are missing. lampret 8394d 01h /or1k/tags/rel_25/or1200/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.