OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] [verilog] - Rev 1226

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7548d 19h /or1k/tags/rel_25/or1200/rtl/verilog
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7552d 03h /or1k/tags/rel_25/or1200/rtl/verilog
1220 Exception prefix configuration changed. simons 7577d 12h /or1k/tags/rel_25/or1200/rtl/verilog
1219 Qmem mbist signals fixed. simons 7577d 13h /or1k/tags/rel_25/or1200/rtl/verilog
1216 Support for ram with byte selects added. simons 7584d 11h /or1k/tags/rel_25/or1200/rtl/verilog
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7585d 14h /or1k/tags/rel_25/or1200/rtl/verilog
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7590d 02h /or1k/tags/rel_25/or1200/rtl/verilog
1210 No functional change. lampret 7590d 02h /or1k/tags/rel_25/or1200/rtl/verilog
1209 Fixed instantiation name. lampret 7590d 02h /or1k/tags/rel_25/or1200/rtl/verilog
1207 Static exception prefix. lampret 7590d 02h /or1k/tags/rel_25/or1200/rtl/verilog
1206 Static exception prefix. lampret 7590d 02h /or1k/tags/rel_25/or1200/rtl/verilog
1175 Added three missing wire declarations. No functional changes. lampret 7737d 01h /or1k/tags/rel_25/or1200/rtl/verilog
1172 Added embedded memory QMEM. lampret 7739d 10h /or1k/tags/rel_25/or1200/rtl/verilog
1171 Added embedded memory QMEM. lampret 7739d 11h /or1k/tags/rel_25/or1200/rtl/verilog
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7771d 23h /or1k/tags/rel_25/or1200/rtl/verilog
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7771d 23h /or1k/tags/rel_25/or1200/rtl/verilog
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7815d 02h /or1k/tags/rel_25/or1200/rtl/verilog
1155 No functional change. Only added customization for exception vectors. lampret 7818d 04h /or1k/tags/rel_25/or1200/rtl/verilog
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7831d 05h /or1k/tags/rel_25/or1200/rtl/verilog
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7831d 05h /or1k/tags/rel_25/or1200/rtl/verilog
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7832d 01h /or1k/tags/rel_25/or1200/rtl/verilog
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7832d 01h /or1k/tags/rel_25/or1200/rtl/verilog
1130 RFRAM type always need to be defined. lampret 7832d 01h /or1k/tags/rel_25/or1200/rtl/verilog
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7832d 01h /or1k/tags/rel_25/or1200/rtl/verilog
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7906d 23h /or1k/tags/rel_25/or1200/rtl/verilog
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7951d 17h /or1k/tags/rel_25/or1200/rtl/verilog
1083 SB mem width fixed. simons 7983d 12h /or1k/tags/rel_25/or1200/rtl/verilog
1079 RAMs wrong connected to the BIST scan chain. mohor 7992d 10h /or1k/tags/rel_25/or1200/rtl/verilog
1078 Previous check-in was done by mistake. mohor 7992d 11h /or1k/tags/rel_25/or1200/rtl/verilog
1077 Signal scanb_sen renamed to scanb_en. mohor 7992d 11h /or1k/tags/rel_25/or1200/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.