OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25] - Rev 176

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
176 IC enable/disable. lampret 8367d 08h /or1k/tags/rel_25
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8368d 04h /or1k/tags/rel_25
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8368d 06h /or1k/tags/rel_25
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8370d 10h /or1k/tags/rel_25
172 Removing obsolete files. lampret 8371d 13h /or1k/tags/rel_25
171 Added monitor.v and timescale.v lampret 8371d 13h /or1k/tags/rel_25
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8371d 13h /or1k/tags/rel_25
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8371d 13h /or1k/tags/rel_25
168 Major clean-up. lampret 8375d 03h /or1k/tags/rel_25
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8376d 02h /or1k/tags/rel_25
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8393d 13h /or1k/tags/rel_25
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8393d 13h /or1k/tags/rel_25
164 *** empty log message *** lampret 8395d 15h /or1k/tags/rel_25
163 Forgot files.f file. lampret 8395d 15h /or1k/tags/rel_25
162 Benches (under development). lampret 8395d 15h /or1k/tags/rel_25
161 Development version of RTL. Libraries are missing. lampret 8395d 16h /or1k/tags/rel_25
160 simulation script lampret 8395d 16h /or1k/tags/rel_25
159 synthesis scripts lampret 8395d 16h /or1k/tags/rel_25
158 Initial RTEMS import chris 8405d 06h /or1k/tags/rel_25
157 Update simons 8412d 09h /or1k/tags/rel_25
156 File moved to opcode. simons 8412d 09h /or1k/tags/rel_25
155 Update simons 8412d 09h /or1k/tags/rel_25
154 Updated for new runtime environment chris 8418d 09h /or1k/tags/rel_25
153 Writes to SPR_PC are now enabled chris 8418d 09h /or1k/tags/rel_25
152 Breakpoint exceptions from single step are not printed now. chris 8418d 09h /or1k/tags/rel_25
151 Typo in the previous commit. Sorry. chris 8418d 09h /or1k/tags/rel_25
150 Fixed some single stepping issues chris 8418d 09h /or1k/tags/rel_25
149 Fixed bug where disassemble command caused a segmentation fault chris 8419d 12h /or1k/tags/rel_25
148 Replace single stepping patch that got overwritten chris 8419d 12h /or1k/tags/rel_25
147 Initial checkin of instructions chris 8420d 04h /or1k/tags/rel_25

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.