OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25] - Rev 790

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8143d 05h /or1k/tags/rel_25
789 Added response from memory controller (addr 0x60000000) lampret 8143d 05h /or1k/tags/rel_25
788 Some of the warnings fixed. lampret 8143d 06h /or1k/tags/rel_25
787 Added romfs.tgz lampret 8144d 00h /or1k/tags/rel_25
786 Moved UCF constraint file to the backend directory. lampret 8144d 00h /or1k/tags/rel_25
785 Added XSV specific documentation. lampret 8144d 00h /or1k/tags/rel_25
784 Added soem missing files. lampret 8144d 00h /or1k/tags/rel_25
783 Added sim directory and sub files/dirs. lampret 8144d 00h /or1k/tags/rel_25
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8144d 00h /or1k/tags/rel_25
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8144d 01h /or1k/tags/rel_25
780 Added libraries. lampret 8144d 01h /or1k/tags/rel_25
779 Added bench directory lampret 8144d 01h /or1k/tags/rel_25
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8144d 02h /or1k/tags/rel_25
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8144d 02h /or1k/tags/rel_25
776 Updated defines. lampret 8144d 02h /or1k/tags/rel_25
775 Optimized cache controller FSM. lampret 8144d 02h /or1k/tags/rel_25
774 Removed old files. lampret 8144d 02h /or1k/tags/rel_25
773 Changing directory structure ... lampret 8144d 03h /or1k/tags/rel_25
772 Changing directory structure ... lampret 8144d 03h /or1k/tags/rel_25
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8145d 03h /or1k/tags/rel_25
770 Maze application added. Mouse driver changed. simons 8145d 20h /or1k/tags/rel_25
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8146d 00h /or1k/tags/rel_25
766 Color bits position changed. simons 8146d 05h /or1k/tags/rel_25
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8146d 07h /or1k/tags/rel_25
764 Some further changes. simons 8146d 07h /or1k/tags/rel_25
763 FTP and telnet working on or1ksim. simons 8146d 23h /or1k/tags/rel_25
762 Mistake fixed. simons 8150d 11h /or1k/tags/rel_25
761 Checksum calculation fixed. simons 8150d 12h /or1k/tags/rel_25
760 Fixed defines for running on XSV800 at 10MHz lampret 8150d 23h /or1k/tags/rel_25
759 Explained 10MHz. Fixed directory name. lampret 8150d 23h /or1k/tags/rel_25

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.