OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25] - Rev 94

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 Update. lampret 8504d 16h /or1k/tags/rel_25
93 Adding uos. lampret 8504d 16h /or1k/tags/rel_25
92 Tick timer. lampret 8504d 19h /or1k/tags/rel_25
91 Tick timer facility. lampret 8504d 19h /or1k/tags/rel_25
90 Added tick timer. lampret 8504d 21h /or1k/tags/rel_25
89 Minor changes. lampret 8505d 17h /or1k/tags/rel_25
88 Update. lampret 8506d 04h /or1k/tags/rel_25
87 Files required for creation of html files. lampret 8506d 04h /or1k/tags/rel_25
86 Added dh command. lampret 8506d 04h /or1k/tags/rel_25
85 Added dumphex. lampret 8506d 04h /or1k/tags/rel_25
84 Update. lampret 8506d 04h /or1k/tags/rel_25
83 Updates. lampret 8506d 04h /or1k/tags/rel_25
82 Changed pctemp to pcnext. lampret 8506d 04h /or1k/tags/rel_25
80 First import. lampret 8533d 23h /or1k/tags/rel_25
79 Data and instruction cache simulation added. lampret 8535d 20h /or1k/tags/rel_25
78 (i/d)tlb_status lampret 8659d 10h /or1k/tags/rel_25
77 Regular update. lampret 8659d 10h /or1k/tags/rel_25
76 regular update lampret 8659d 10h /or1k/tags/rel_25
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8659d 10h /or1k/tags/rel_25
74 Same as DMMU. lampret 8666d 10h /or1k/tags/rel_25
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8666d 10h /or1k/tags/rel_25
72 Added 'how to build GNU tools' lampret 8671d 10h /or1k/tags/rel_25
71 Clean two typos. lampret 8676d 12h /or1k/tags/rel_25
70 Basic setjmp/longjmp are ready. lampret 8676d 12h /or1k/tags/rel_25
69 Sim debug. lampret 8678d 10h /or1k/tags/rel_25
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8678d 10h /or1k/tags/rel_25
67 Added simulator "application load". lampret 8678d 10h /or1k/tags/rel_25
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8678d 10h /or1k/tags/rel_25
65 Added DMMU stats. lampret 8678d 10h /or1k/tags/rel_25
64 SPR bit definition moved to spr_defs.h. lampret 8678d 10h /or1k/tags/rel_25

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.