OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] - Rev 987

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
987 ORP architecture supported. simons 7994d 06h /or1k/tags/rel_4
986 outputs out of function are not registered anymore markom 7994d 06h /or1k/tags/rel_4
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7994d 18h /or1k/tags/rel_4
984 Disable SB until it is tested lampret 7994d 18h /or1k/tags/rel_4
983 First checkin lampret 7994d 20h /or1k/tags/rel_4
982 Moved to sim/bin lampret 7994d 20h /or1k/tags/rel_4
981 First checkin. lampret 7994d 20h /or1k/tags/rel_4
980 Removed sim.tcl that shouldn't be here. lampret 7994d 20h /or1k/tags/rel_4
979 Removed old test case binaries. lampret 7994d 20h /or1k/tags/rel_4
978 Added variable delay for SRAM. lampret 7994d 20h /or1k/tags/rel_4
977 Added store buffer. lampret 7994d 20h /or1k/tags/rel_4
976 Added store buffer lampret 7994d 20h /or1k/tags/rel_4
975 First checkin lampret 7994d 20h /or1k/tags/rel_4
974 Enabled what works on or1ksim and disabled other tests. lampret 7994d 22h /or1k/tags/rel_4
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7997d 02h /or1k/tags/rel_4
972 Interrupt suorces fixed. simons 7997d 03h /or1k/tags/rel_4
971 Now even keyboard test passes. simons 7997d 05h /or1k/tags/rel_4
970 Testbench is now running on ORP architecture platform. simons 7997d 18h /or1k/tags/rel_4
969 Checking in except directory. lampret 7998d 10h /or1k/tags/rel_4
968 Checking in utils directory. lampret 7998d 10h /or1k/tags/rel_4
967 Checking in mul directory. lampret 7998d 10h /or1k/tags/rel_4
966 Checking in cbasic directory. lampret 7998d 10h /or1k/tags/rel_4
965 Checking in basic directory. lampret 7998d 10h /or1k/tags/rel_4
964 Checking in support directory. lampret 7998d 10h /or1k/tags/rel_4
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7998d 10h /or1k/tags/rel_4
961 uart16550 RTL files renamed/added/removed. lampret 7998d 10h /or1k/tags/rel_4
960 Directory cleanup. lampret 7998d 10h /or1k/tags/rel_4
959 Fixed size of generic flash/sram to exactly 2MB lampret 7999d 09h /or1k/tags/rel_4
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 7999d 09h /or1k/tags/rel_4
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 7999d 20h /or1k/tags/rel_4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.