OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_7/] - Rev 1032

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 8012d 20h /or1k/tags/rel_7
1031 Setting phy to 10Mbps full duplex. simons 8013d 11h /or1k/tags/rel_7
1030 Ethernet configured for 10Mbps. simons 8014d 08h /or1k/tags/rel_7
1029 Typing error fixed. simons 8014d 09h /or1k/tags/rel_7
1028 Import. ivang 8014d 09h /or1k/tags/rel_7
1027 PRINTF/printf mess fixed. simons 8014d 17h /or1k/tags/rel_7
1026 rtems-20020807 import ivang 8015d 03h /or1k/tags/rel_7
1025 PRINTF/printf mess fixed. simons 8015d 06h /or1k/tags/rel_7
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8015d 15h /or1k/tags/rel_7
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 8016d 01h /or1k/tags/rel_7
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 8016d 04h /or1k/tags/rel_7
1021 *** empty log message *** rherveille 8020d 06h /or1k/tags/rel_7
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 8020d 06h /or1k/tags/rel_7
1019 fixed some bugs detected by Bender hardware rherveille 8020d 06h /or1k/tags/rel_7
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8020d 13h /or1k/tags/rel_7
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8020d 14h /or1k/tags/rel_7
1016 64 bytes is the smallest packet size. simons 8021d 06h /or1k/tags/rel_7
1015 Host type was not recognized. simons 8021d 16h /or1k/tags/rel_7
1014 added _JBLEN definition for or1k ivang 8022d 05h /or1k/tags/rel_7
1013 ORP architecture supported. simons 8022d 07h /or1k/tags/rel_7
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8023d 00h /or1k/tags/rel_7
1010 Import ivang 8027d 03h /or1k/tags/rel_7
1009 Import ivang 8027d 04h /or1k/tags/rel_7
1008 Import ivang 8027d 04h /or1k/tags/rel_7
1007 Import ivang 8027d 04h /or1k/tags/rel_7
1006 Import ivang 8027d 05h /or1k/tags/rel_7
1005 Import ivang 8027d 05h /or1k/tags/rel_7
1004 Now every ramdisk image should have init program. simons 8027d 13h /or1k/tags/rel_7
1003 cuc temporary files are deleted upon exiting markom 8027d 13h /or1k/tags/rel_7
1002 Now every ramdisk image should have init program. simons 8027d 13h /or1k/tags/rel_7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.