OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9] - Rev 371

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8329d 15h /or1k/tags/rel_9
370 Program counter divided to PPC and NPC. simons 8332d 04h /or1k/tags/rel_9
369 Configuration command description added. simons 8332d 16h /or1k/tags/rel_9
368 Typos. lampret 8332d 16h /or1k/tags/rel_9
367 Changed DSR/DRR behavior and exception detection. lampret 8332d 17h /or1k/tags/rel_9
366 *** empty log message *** simons 8333d 06h /or1k/tags/rel_9
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8333d 12h /or1k/tags/rel_9
364 info spr bug fixed markom 8334d 10h /or1k/tags/rel_9
363 program can be stepped and continued before running it, supporting low level debugging markom 8334d 11h /or1k/tags/rel_9
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8334d 16h /or1k/tags/rel_9
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8334d 17h /or1k/tags/rel_9
360 Added OR1200_REGISTERED_INPUTS. lampret 8335d 04h /or1k/tags/rel_9
359 Added optional sampling of inputs. lampret 8335d 04h /or1k/tags/rel_9
358 Fixed virtual silicon single-port rams instantiation. lampret 8335d 04h /or1k/tags/rel_9
357 Fixed dbg_is_o assignment width. lampret 8335d 04h /or1k/tags/rel_9
356 Break point bug fixed simons 8335d 07h /or1k/tags/rel_9
355 uart VAPI model improved; changes to MC and eth. markom 8335d 14h /or1k/tags/rel_9
354 Fixed width of du_except. lampret 8336d 00h /or1k/tags/rel_9
353 Cashes disabled. simons 8336d 11h /or1k/tags/rel_9
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8337d 14h /or1k/tags/rel_9
351 Fixed some l.trap typos. lampret 8337d 15h /or1k/tags/rel_9
350 For GDB changed single stepping and disabled trap exception. lampret 8337d 17h /or1k/tags/rel_9
349 Some bugs regarding cache simulation fixed. simons 8339d 05h /or1k/tags/rel_9
348 Added instructions on how to build configure. ivang 8340d 13h /or1k/tags/rel_9
347 Added CRC32 calculation to Ethernet erez 8341d 10h /or1k/tags/rel_9
346 Improved Ethernet simulation erez 8341d 12h /or1k/tags/rel_9
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8341d 12h /or1k/tags/rel_9
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8341d 14h /or1k/tags/rel_9
343 Small touches to test programs erez 8341d 16h /or1k/tags/rel_9
342 added exception vectors to support and modified section names markom 8342d 13h /or1k/tags/rel_9

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.