OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 107

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 This commit was generated by cvs2svn to compensate for changes in r106,
which included commits to RCS files with non-trunk default branches.		 markom 8457d 18h /or1k/tags/stable_0_1_0
105 This commit was generated by cvs2svn to compensate for changes in r104,
which included commits to RCS files with non-trunk default branches.		 markom 8457d 18h /or1k/tags/stable_0_1_0
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8458d 00h /or1k/tags/stable_0_1_0
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8458d 00h /or1k/tags/stable_0_1_0
101 Updated or1.h. lampret 8470d 15h /or1k/tags/stable_0_1_0
100 Updated tick facility. lampret 8473d 01h /or1k/tags/stable_0_1_0
99 *** empty log message *** lampret 8473d 01h /or1k/tags/stable_0_1_0
98 Return value register is now r9. lampret 8473d 01h /or1k/tags/stable_0_1_0
97 Description of all test cases (at least working one). lampret 8473d 01h /or1k/tags/stable_0_1_0
96 First import. lampret 8474d 19h /or1k/tags/stable_0_1_0
95 Update. lampret 8483d 04h /or1k/tags/stable_0_1_0
94 Update. lampret 8503d 04h /or1k/tags/stable_0_1_0
93 Adding uos. lampret 8503d 04h /or1k/tags/stable_0_1_0
92 Tick timer. lampret 8503d 07h /or1k/tags/stable_0_1_0
91 Tick timer facility. lampret 8503d 07h /or1k/tags/stable_0_1_0
90 Added tick timer. lampret 8503d 08h /or1k/tags/stable_0_1_0
89 Minor changes. lampret 8504d 05h /or1k/tags/stable_0_1_0
88 Update. lampret 8504d 15h /or1k/tags/stable_0_1_0
87 Files required for creation of html files. lampret 8504d 16h /or1k/tags/stable_0_1_0
86 Added dh command. lampret 8504d 16h /or1k/tags/stable_0_1_0
85 Added dumphex. lampret 8504d 16h /or1k/tags/stable_0_1_0
84 Update. lampret 8504d 16h /or1k/tags/stable_0_1_0
83 Updates. lampret 8504d 16h /or1k/tags/stable_0_1_0
82 Changed pctemp to pcnext. lampret 8504d 16h /or1k/tags/stable_0_1_0
80 First import. lampret 8532d 11h /or1k/tags/stable_0_1_0
79 Data and instruction cache simulation added. lampret 8534d 08h /or1k/tags/stable_0_1_0
78 (i/d)tlb_status lampret 8657d 22h /or1k/tags/stable_0_1_0
77 Regular update. lampret 8657d 22h /or1k/tags/stable_0_1_0
76 regular update lampret 8657d 22h /or1k/tags/stable_0_1_0
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8657d 22h /or1k/tags/stable_0_1_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.