OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 585

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
585 This file is not used any more. simons 8243d 23h /or1k/tags/stable_0_1_0
584 This files are not ment to be here. simons 8243d 23h /or1k/tags/stable_0_1_0
583 Several changes to make uclinux to work on xess board. simons 8243d 23h /or1k/tags/stable_0_1_0
582 Several changes to make uclinux to work on xess board. simons 8243d 23h /or1k/tags/stable_0_1_0
581 Several changes to make uclinux to work on xess board. simons 8243d 23h /or1k/tags/stable_0_1_0
580 strsave changed to xstrdup markom 8244d 05h /or1k/tags/stable_0_1_0
578 Insight markom 8245d 02h /or1k/tags/stable_0_1_0
577 info spr fixed markom 8245d 22h /or1k/tags/stable_0_1_0
576 some risc test added markom 8245d 23h /or1k/tags/stable_0_1_0
575 Not needed to be compiled with -O2 optimization any more. simons 8246d 01h /or1k/tags/stable_0_1_0
574 fixed some tests to work markom 8246d 03h /or1k/tags/stable_0_1_0
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8246d 07h /or1k/tags/stable_0_1_0
572 Some new bugs fixed. simons 8246d 16h /or1k/tags/stable_0_1_0
571 Changed alignment exception EPCR. Not tested yet. lampret 8246d 16h /or1k/tags/stable_0_1_0
570 Fixed order of syscall and range exceptions. lampret 8246d 18h /or1k/tags/stable_0_1_0
569 Default ASIC configuration does not sample WB inputs. lampret 8247d 03h /or1k/tags/stable_0_1_0
568 include command added to cfg script markom 8247d 04h /or1k/tags/stable_0_1_0
567 Commit lapsus fixed. simons 8247d 04h /or1k/tags/stable_0_1_0
566 Fast sim switch fixed. simons 8247d 04h /or1k/tags/stable_0_1_0
565 Regular update for new test cases. lampret 8247d 06h /or1k/tags/stable_0_1_0
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8247d 06h /or1k/tags/stable_0_1_0
563 Added debug model for testing du. Updated or1200_monitor. lampret 8247d 06h /or1k/tags/stable_0_1_0
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8247d 06h /or1k/tags/stable_0_1_0
561 Tick timer is not connected to PIC. simons 8247d 19h /or1k/tags/stable_0_1_0
560 some code cleanup markom 8250d 03h /or1k/tags/stable_0_1_0
559 Fixed bug in SET_FIELD macro. (setting register field to 0 is not such a good idea) ivang 8250d 23h /or1k/tags/stable_0_1_0
558 nop statistics removed markom 8251d 02h /or1k/tags/stable_0_1_0
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8251d 03h /or1k/tags/stable_0_1_0
556 support for SPR_SR_EP added; cpu.sr added to config markom 8251d 05h /or1k/tags/stable_0_1_0
555 stats 1 requirement bug fixed markom 8251d 05h /or1k/tags/stable_0_1_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.