OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0] - Rev 617

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8203d 17h /or1k/tags/stable_0_1_0
616 flags test added markom 8206d 04h /or1k/tags/stable_0_1_0
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8206d 04h /or1k/tags/stable_0_1_0
614 Changed to support new debug if. simons 8206d 11h /or1k/tags/stable_0_1_0
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8207d 08h /or1k/tags/stable_0_1_0
612 Tick timer period extended to meet real timing. simons 8207d 09h /or1k/tags/stable_0_1_0
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8208d 11h /or1k/tags/stable_0_1_0
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8208d 11h /or1k/tags/stable_0_1_0
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8208d 11h /or1k/tags/stable_0_1_0
608 Range exception removed from test. simons 8209d 06h /or1k/tags/stable_0_1_0
607 single step steps just one instruction ^c bug fixed markom 8209d 06h /or1k/tags/stable_0_1_0
606 raw register range bug fixed; acv_uart test passes markom 8210d 07h /or1k/tags/stable_0_1_0
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8210d 07h /or1k/tags/stable_0_1_0
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8210d 07h /or1k/tags/stable_0_1_0
603 fixed bfd markom 8210d 09h /or1k/tags/stable_0_1_0
602 Renamed targets. Switched off debug. lampret 8211d 08h /or1k/tags/stable_0_1_0
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8211d 19h /or1k/tags/stable_0_1_0
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8211d 20h /or1k/tags/stable_0_1_0
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8211d 20h /or1k/tags/stable_0_1_0
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8212d 05h /or1k/tags/stable_0_1_0
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8212d 05h /or1k/tags/stable_0_1_0
596 SR[TEE] should be zero after reset. lampret 8212d 09h /or1k/tags/stable_0_1_0
595 Fixed 'the NPC single-step fix'. lampret 8213d 04h /or1k/tags/stable_0_1_0
594 removed temporary printf, which stayed in by accident markom 8213d 06h /or1k/tags/stable_0_1_0
593 ctrl-c handling fixed markom 8213d 06h /or1k/tags/stable_0_1_0
592 Added int_test. lampret 8213d 11h /or1k/tags/stable_0_1_0
591 Added support for reading XILINX_RAM32X1D register file. lampret 8213d 11h /or1k/tags/stable_0_1_0
590 Added test case for testing NPC read bug when doing single-step. lampret 8213d 11h /or1k/tags/stable_0_1_0
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8213d 11h /or1k/tags/stable_0_1_0
588 New test added. simons 8214d 02h /or1k/tags/stable_0_1_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.