OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 418

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8252d 21h /or1k/tags/stable_0_2_0
417 ITLB test tested on simulator. simons 8253d 18h /or1k/tags/stable_0_2_0
416 IMMU bugs fixed. simons 8253d 18h /or1k/tags/stable_0_2_0
415 DTLB test tested on simulator. simons 8254d 19h /or1k/tags/stable_0_2_0
414 Stack section should not be loaded into mamory. simons 8255d 03h /or1k/tags/stable_0_2_0
413 some section changes markom 8255d 04h /or1k/tags/stable_0_2_0
412 *** empty log message *** simons 8255d 05h /or1k/tags/stable_0_2_0
411 acv uart testsuite now works (without modem test) markom 8255d 08h /or1k/tags/stable_0_2_0
410 MMU test added. simons 8256d 02h /or1k/tags/stable_0_2_0
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8256d 08h /or1k/tags/stable_0_2_0
408 Fixed errant rx_bd_num erez 8257d 04h /or1k/tags/stable_0_2_0
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8257d 07h /or1k/tags/stable_0_2_0
405 Stepping trough l.jal and l.jalr fixed. simons 8258d 08h /or1k/tags/stable_0_2_0
404 is_delayed() is used outside this file. simons 8258d 08h /or1k/tags/stable_0_2_0
403 Prompt changed because ddd requires (gdb). simons 8258d 08h /or1k/tags/stable_0_2_0
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8258d 13h /or1k/tags/stable_0_2_0
401 *** empty log message *** simons 8261d 23h /or1k/tags/stable_0_2_0
400 force_dslot_fetch does not work - allways zero. simons 8261d 23h /or1k/tags/stable_0_2_0
399 Trap insn couses break after exits ex_insn. simons 8261d 23h /or1k/tags/stable_0_2_0
398 added register field defines ivang 8264d 04h /or1k/tags/stable_0_2_0
397 removed or16 architecture markom 8264d 06h /or1k/tags/stable_0_2_0
396 added missing file markom 8264d 08h /or1k/tags/stable_0_2_0
395 removed obsolete dependency and history from cpu section markom 8264d 10h /or1k/tags/stable_0_2_0
394 dependency joined with dependstats; history moved to sim section markom 8264d 11h /or1k/tags/stable_0_2_0
393 messages: exception on many places changed to abort markom 8264d 11h /or1k/tags/stable_0_2_0
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8264d 19h /or1k/tags/stable_0_2_0
390 Changed instantiation name of VS RAMs. lampret 8264d 21h /or1k/tags/stable_0_2_0
389 Changed default delay for load and store in superscalar cpu. lampret 8264d 21h /or1k/tags/stable_0_2_0
388 Added comments for cpu section. lampret 8264d 21h /or1k/tags/stable_0_2_0
387 Now FPGA and ASIC target are separate. lampret 8264d 22h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.