OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 1010

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1010 Import ivang 8023d 20h /or1k/tags/stable_0_2_0
1009 Import ivang 8023d 20h /or1k/tags/stable_0_2_0
1008 Import ivang 8023d 21h /or1k/tags/stable_0_2_0
1007 Import ivang 8023d 21h /or1k/tags/stable_0_2_0
1006 Import ivang 8023d 21h /or1k/tags/stable_0_2_0
1005 Import ivang 8023d 21h /or1k/tags/stable_0_2_0
1004 Now every ramdisk image should have init program. simons 8024d 05h /or1k/tags/stable_0_2_0
1003 cuc temporary files are deleted upon exiting markom 8024d 05h /or1k/tags/stable_0_2_0
1002 Now every ramdisk image should have init program. simons 8024d 06h /or1k/tags/stable_0_2_0
1001 fixed load/store state machine verilog generation errors markom 8024d 06h /or1k/tags/stable_0_2_0
1000 IC/DC cache enable routines fixed. simons 8024d 06h /or1k/tags/stable_0_2_0
999 Now every ramdisk image should have init program. simons 8024d 07h /or1k/tags/stable_0_2_0
998 added missing fout initialization markom 8024d 09h /or1k/tags/stable_0_2_0
997 PRINTF should be used instead of printf; command redirection repaired markom 8024d 10h /or1k/tags/stable_0_2_0
996 some minor bugs fixed markom 8025d 08h /or1k/tags/stable_0_2_0
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8025d 16h /or1k/tags/stable_0_2_0
993 Fixed IMMU bug. lampret 8025d 16h /or1k/tags/stable_0_2_0
992 A bug when cache enabled and bus error comes fixed. simons 8026d 01h /or1k/tags/stable_0_2_0
991 Different memory controller. simons 8026d 01h /or1k/tags/stable_0_2_0
990 Test is now complete. simons 8026d 01h /or1k/tags/stable_0_2_0
989 c++ is making problems so, for now, it is excluded. simons 8027d 09h /or1k/tags/stable_0_2_0
988 ORP architecture supported. simons 8028d 01h /or1k/tags/stable_0_2_0
987 ORP architecture supported. simons 8028d 08h /or1k/tags/stable_0_2_0
986 outputs out of function are not registered anymore markom 8028d 09h /or1k/tags/stable_0_2_0
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8028d 20h /or1k/tags/stable_0_2_0
984 Disable SB until it is tested lampret 8028d 20h /or1k/tags/stable_0_2_0
983 First checkin lampret 8028d 22h /or1k/tags/stable_0_2_0
982 Moved to sim/bin lampret 8028d 22h /or1k/tags/stable_0_2_0
981 First checkin. lampret 8028d 22h /or1k/tags/stable_0_2_0
980 Removed sim.tcl that shouldn't be here. lampret 8028d 22h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.