OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 1016

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1016 64 bytes is the smallest packet size. simons 7990d 15h /or1k/tags/stable_0_2_0
1015 Host type was not recognized. simons 7991d 01h /or1k/tags/stable_0_2_0
1014 added _JBLEN definition for or1k ivang 7991d 15h /or1k/tags/stable_0_2_0
1013 ORP architecture supported. simons 7991d 17h /or1k/tags/stable_0_2_0
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7992d 10h /or1k/tags/stable_0_2_0
1010 Import ivang 7996d 13h /or1k/tags/stable_0_2_0
1009 Import ivang 7996d 13h /or1k/tags/stable_0_2_0
1008 Import ivang 7996d 14h /or1k/tags/stable_0_2_0
1007 Import ivang 7996d 14h /or1k/tags/stable_0_2_0
1006 Import ivang 7996d 14h /or1k/tags/stable_0_2_0
1005 Import ivang 7996d 14h /or1k/tags/stable_0_2_0
1004 Now every ramdisk image should have init program. simons 7996d 23h /or1k/tags/stable_0_2_0
1003 cuc temporary files are deleted upon exiting markom 7996d 23h /or1k/tags/stable_0_2_0
1002 Now every ramdisk image should have init program. simons 7996d 23h /or1k/tags/stable_0_2_0
1001 fixed load/store state machine verilog generation errors markom 7996d 23h /or1k/tags/stable_0_2_0
1000 IC/DC cache enable routines fixed. simons 7996d 23h /or1k/tags/stable_0_2_0
999 Now every ramdisk image should have init program. simons 7997d 00h /or1k/tags/stable_0_2_0
998 added missing fout initialization markom 7997d 02h /or1k/tags/stable_0_2_0
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 03h /or1k/tags/stable_0_2_0
996 some minor bugs fixed markom 7998d 02h /or1k/tags/stable_0_2_0
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7998d 09h /or1k/tags/stable_0_2_0
993 Fixed IMMU bug. lampret 7998d 09h /or1k/tags/stable_0_2_0
992 A bug when cache enabled and bus error comes fixed. simons 7998d 18h /or1k/tags/stable_0_2_0
991 Different memory controller. simons 7998d 18h /or1k/tags/stable_0_2_0
990 Test is now complete. simons 7998d 19h /or1k/tags/stable_0_2_0
989 c++ is making problems so, for now, it is excluded. simons 8000d 02h /or1k/tags/stable_0_2_0
988 ORP architecture supported. simons 8000d 18h /or1k/tags/stable_0_2_0
987 ORP architecture supported. simons 8001d 01h /or1k/tags/stable_0_2_0
986 outputs out of function are not registered anymore markom 8001d 02h /or1k/tags/stable_0_2_0
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8001d 13h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.