OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 1197

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7613d 05h /or1k/tags/stable_0_2_0
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7613d 07h /or1k/tags/stable_0_2_0
1195 made the project file a little bit more universal dries 7613d 08h /or1k/tags/stable_0_2_0
1194 correct all the syntax errors dries 7613d 08h /or1k/tags/stable_0_2_0
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7613d 08h /or1k/tags/stable_0_2_0
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7613d 10h /or1k/tags/stable_0_2_0
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7613d 10h /or1k/tags/stable_0_2_0
1188 Added support for rams with byte write access. simons 7629d 09h /or1k/tags/stable_0_2_0
1186 Added support for rams with byte write access. simons 7630d 08h /or1k/tags/stable_0_2_0
1184 Scan signals mess fixed. simons 7637d 00h /or1k/tags/stable_0_2_0
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7641d 16h /or1k/tags/stable_0_2_0
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7641d 18h /or1k/tags/stable_0_2_0
1179 BIST interface added for Artisan memory instances. simons 7645d 04h /or1k/tags/stable_0_2_0
1178 avoid another immu exception that should not happen phoenix 7674d 15h /or1k/tags/stable_0_2_0
1177 more informative output phoenix 7675d 22h /or1k/tags/stable_0_2_0
1176 Added comments. damonb 7676d 13h /or1k/tags/stable_0_2_0
1174 fix for immu exceptions that never should have happened phoenix 7677d 17h /or1k/tags/stable_0_2_0
1170 Added support for l.addc instruction. csanchez 7685d 21h /or1k/tags/stable_0_2_0
1169 Added support for l.addc instruction. csanchez 7685d 22h /or1k/tags/stable_0_2_0
1168 Added explicit alignment expressions. csanchez 7691d 08h /or1k/tags/stable_0_2_0
1167 Corrected offset of TSS field within task_struct. csanchez 7691d 08h /or1k/tags/stable_0_2_0
1166 Fixed problem with relocations of non-allocated sections. csanchez 7691d 08h /or1k/tags/stable_0_2_0
1165 timeout bug fixed; contribution by Carlos markom 7708d 01h /or1k/tags/stable_0_2_0
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7711d 14h /or1k/tags/stable_0_2_0
1160 added missing .rodata.* section into rom linker script phoenix 7742d 14h /or1k/tags/stable_0_2_0
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7754d 17h /or1k/tags/stable_0_2_0
1158 Added simple uart test case. lampret 7755d 18h /or1k/tags/stable_0_2_0
1157 Added syscall test case. lampret 7755d 19h /or1k/tags/stable_0_2_0
1156 Tick timer test case added. lampret 7756d 15h /or1k/tags/stable_0_2_0
1155 No functional change. Only added customization for exception vectors. lampret 7757d 19h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.