OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 372

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
372 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; added opcodes/or32.c; more detailed gdb l.trap handling markom 8295d 17h /or1k/tags/stable_0_2_0
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8295d 17h /or1k/tags/stable_0_2_0
370 Program counter divided to PPC and NPC. simons 8298d 05h /or1k/tags/stable_0_2_0
369 Configuration command description added. simons 8298d 18h /or1k/tags/stable_0_2_0
368 Typos. lampret 8298d 18h /or1k/tags/stable_0_2_0
367 Changed DSR/DRR behavior and exception detection. lampret 8298d 18h /or1k/tags/stable_0_2_0
366 *** empty log message *** simons 8299d 08h /or1k/tags/stable_0_2_0
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8299d 13h /or1k/tags/stable_0_2_0
364 info spr bug fixed markom 8300d 12h /or1k/tags/stable_0_2_0
363 program can be stepped and continued before running it, supporting low level debugging markom 8300d 13h /or1k/tags/stable_0_2_0
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8300d 18h /or1k/tags/stable_0_2_0
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8300d 19h /or1k/tags/stable_0_2_0
360 Added OR1200_REGISTERED_INPUTS. lampret 8301d 05h /or1k/tags/stable_0_2_0
359 Added optional sampling of inputs. lampret 8301d 05h /or1k/tags/stable_0_2_0
358 Fixed virtual silicon single-port rams instantiation. lampret 8301d 06h /or1k/tags/stable_0_2_0
357 Fixed dbg_is_o assignment width. lampret 8301d 06h /or1k/tags/stable_0_2_0
356 Break point bug fixed simons 8301d 08h /or1k/tags/stable_0_2_0
355 uart VAPI model improved; changes to MC and eth. markom 8301d 15h /or1k/tags/stable_0_2_0
354 Fixed width of du_except. lampret 8302d 02h /or1k/tags/stable_0_2_0
353 Cashes disabled. simons 8302d 12h /or1k/tags/stable_0_2_0
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8303d 15h /or1k/tags/stable_0_2_0
351 Fixed some l.trap typos. lampret 8303d 17h /or1k/tags/stable_0_2_0
350 For GDB changed single stepping and disabled trap exception. lampret 8303d 18h /or1k/tags/stable_0_2_0
349 Some bugs regarding cache simulation fixed. simons 8305d 07h /or1k/tags/stable_0_2_0
348 Added instructions on how to build configure. ivang 8306d 15h /or1k/tags/stable_0_2_0
347 Added CRC32 calculation to Ethernet erez 8307d 12h /or1k/tags/stable_0_2_0
346 Improved Ethernet simulation erez 8307d 13h /or1k/tags/stable_0_2_0
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8307d 13h /or1k/tags/stable_0_2_0
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8307d 15h /or1k/tags/stable_0_2_0
343 Small touches to test programs erez 8307d 18h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.