OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8720d 02h /or1k/tags/stable_0_2_0
55 Added 'dv' command for dumping memory as verilog model. lampret 8729d 13h /or1k/tags/stable_0_2_0
54 Regular maintenance. lampret 8729d 13h /or1k/tags/stable_0_2_0
53 Added setjmp/longjmp. lampret 8734d 14h /or1k/tags/stable_0_2_0
52 Comment character changed. lampret 8790d 09h /or1k/tags/stable_0_2_0
51 Exception detection changed a bit. lampret 8790d 09h /or1k/tags/stable_0_2_0
50 Added CURINSN macro. lampret 8790d 09h /or1k/tags/stable_0_2_0
49 Changed simulation mode to non-virtual (real). lampret 8790d 09h /or1k/tags/stable_0_2_0
48 Added CCR. lampret 8790d 09h /or1k/tags/stable_0_2_0
47 Added interrupt recognition and better memory dump. lampret 8790d 09h /or1k/tags/stable_0_2_0
46 Added srand(). lampret 8790d 09h /or1k/tags/stable_0_2_0
45 Added NONE. lampret 8790d 09h /or1k/tags/stable_0_2_0
44 %s bug fixed. lampret 8795d 15h /or1k/tags/stable_0_2_0
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8800d 18h /or1k/tags/stable_0_2_0
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8800d 18h /or1k/tags/stable_0_2_0
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8801d 16h /or1k/tags/stable_0_2_0
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.		 lampret 8801d 19h /or1k/tags/stable_0_2_0
38 Virtual machine at the moment. lampret 8801d 21h /or1k/tags/stable_0_2_0
37 STACK_SIZE is not properly used (will be removed soon). lampret 8801d 21h /or1k/tags/stable_0_2_0
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).		 lampret 8801d 21h /or1k/tags/stable_0_2_0
35 SLP hooks. lampret 8801d 21h /or1k/tags/stable_0_2_0
34 Started with SLP (not finished yet). lampret 8801d 21h /or1k/tags/stable_0_2_0
33 Handling of or1k exceptions. lampret 8805d 19h /or1k/tags/stable_0_2_0
32 Interrupt recognition. lampret 8805d 19h /or1k/tags/stable_0_2_0
31 16450 serial UART device. lampret 8805d 22h /or1k/tags/stable_0_2_0
30 Updated SPRs, exceptions. Added 16450 device. lampret 8805d 22h /or1k/tags/stable_0_2_0
29 Adding OR16/OR32 insn decoder. lampret 8820d 20h /or1k/tags/stable_0_2_0
28 Adding COFF loader. lampret 8820d 20h /or1k/tags/stable_0_2_0
27 Updated. lampret 8836d 00h /or1k/tags/stable_0_2_0
26 Clean up. lampret 8836d 17h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.