OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 795

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8174d 19h /or1k/tags/stable_0_2_0
794 Added again just recently removed full_case directive lampret 8174d 20h /or1k/tags/stable_0_2_0
793 Added synthesis off/on for timescale.v included file. lampret 8174d 20h /or1k/tags/stable_0_2_0
792 Fixed port names that changed. lampret 8174d 20h /or1k/tags/stable_0_2_0
791 Fixed some ports in instnatiations that were removed from the modules lampret 8174d 20h /or1k/tags/stable_0_2_0
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8174d 20h /or1k/tags/stable_0_2_0
789 Added response from memory controller (addr 0x60000000) lampret 8174d 20h /or1k/tags/stable_0_2_0
788 Some of the warnings fixed. lampret 8174d 21h /or1k/tags/stable_0_2_0
787 Added romfs.tgz lampret 8175d 15h /or1k/tags/stable_0_2_0
786 Moved UCF constraint file to the backend directory. lampret 8175d 15h /or1k/tags/stable_0_2_0
785 Added XSV specific documentation. lampret 8175d 15h /or1k/tags/stable_0_2_0
784 Added soem missing files. lampret 8175d 15h /or1k/tags/stable_0_2_0
783 Added sim directory and sub files/dirs. lampret 8175d 15h /or1k/tags/stable_0_2_0
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8175d 15h /or1k/tags/stable_0_2_0
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8175d 16h /or1k/tags/stable_0_2_0
780 Added libraries. lampret 8175d 16h /or1k/tags/stable_0_2_0
779 Added bench directory lampret 8175d 16h /or1k/tags/stable_0_2_0
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8175d 17h /or1k/tags/stable_0_2_0
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8175d 17h /or1k/tags/stable_0_2_0
776 Updated defines. lampret 8175d 17h /or1k/tags/stable_0_2_0
775 Optimized cache controller FSM. lampret 8175d 17h /or1k/tags/stable_0_2_0
774 Removed old files. lampret 8175d 17h /or1k/tags/stable_0_2_0
773 Changing directory structure ... lampret 8175d 18h /or1k/tags/stable_0_2_0
772 Changing directory structure ... lampret 8175d 18h /or1k/tags/stable_0_2_0
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8176d 18h /or1k/tags/stable_0_2_0
770 Maze application added. Mouse driver changed. simons 8177d 11h /or1k/tags/stable_0_2_0
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8177d 15h /or1k/tags/stable_0_2_0
766 Color bits position changed. simons 8177d 20h /or1k/tags/stable_0_2_0
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8177d 22h /or1k/tags/stable_0_2_0
764 Some further changes. simons 8177d 22h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.