OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0] - Rev 990

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
990 Test is now complete. simons 7997d 14h /or1k/tags/stable_0_2_0
989 c++ is making problems so, for now, it is excluded. simons 7998d 22h /or1k/tags/stable_0_2_0
988 ORP architecture supported. simons 7999d 13h /or1k/tags/stable_0_2_0
987 ORP architecture supported. simons 7999d 21h /or1k/tags/stable_0_2_0
986 outputs out of function are not registered anymore markom 7999d 21h /or1k/tags/stable_0_2_0
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8000d 09h /or1k/tags/stable_0_2_0
984 Disable SB until it is tested lampret 8000d 09h /or1k/tags/stable_0_2_0
983 First checkin lampret 8000d 11h /or1k/tags/stable_0_2_0
982 Moved to sim/bin lampret 8000d 11h /or1k/tags/stable_0_2_0
981 First checkin. lampret 8000d 11h /or1k/tags/stable_0_2_0
980 Removed sim.tcl that shouldn't be here. lampret 8000d 11h /or1k/tags/stable_0_2_0
979 Removed old test case binaries. lampret 8000d 11h /or1k/tags/stable_0_2_0
978 Added variable delay for SRAM. lampret 8000d 11h /or1k/tags/stable_0_2_0
977 Added store buffer. lampret 8000d 11h /or1k/tags/stable_0_2_0
976 Added store buffer lampret 8000d 11h /or1k/tags/stable_0_2_0
975 First checkin lampret 8000d 11h /or1k/tags/stable_0_2_0
974 Enabled what works on or1ksim and disabled other tests. lampret 8000d 13h /or1k/tags/stable_0_2_0
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8002d 17h /or1k/tags/stable_0_2_0
972 Interrupt suorces fixed. simons 8002d 18h /or1k/tags/stable_0_2_0
971 Now even keyboard test passes. simons 8002d 20h /or1k/tags/stable_0_2_0
970 Testbench is now running on ORP architecture platform. simons 8003d 09h /or1k/tags/stable_0_2_0
969 Checking in except directory. lampret 8004d 01h /or1k/tags/stable_0_2_0
968 Checking in utils directory. lampret 8004d 01h /or1k/tags/stable_0_2_0
967 Checking in mul directory. lampret 8004d 01h /or1k/tags/stable_0_2_0
966 Checking in cbasic directory. lampret 8004d 01h /or1k/tags/stable_0_2_0
965 Checking in basic directory. lampret 8004d 01h /or1k/tags/stable_0_2_0
964 Checking in support directory. lampret 8004d 01h /or1k/tags/stable_0_2_0
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8004d 01h /or1k/tags/stable_0_2_0
961 uart16550 RTL files renamed/added/removed. lampret 8004d 01h /or1k/tags/stable_0_2_0
960 Directory cleanup. lampret 8004d 01h /or1k/tags/stable_0_2_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.