OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 133

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8424d 17h /or1k/tags/stable_0_2_0_rc1
132 Added option for socket libraries under Solaris chris 8425d 15h /or1k/tags/stable_0_2_0_rc1
131 Initial checkin of the Debug Unit register descriptions chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
130 Initial checkin of the debug unit module chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
129 Added code to inject insn from Debug Unit DIR chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
128 Added code to check debug unit after an exception chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
127 Added GDB debugging protocol. chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
126 Added JTAG proxy protocol definitions chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
125 Fixed a bug involving failure to reset chain after or1k_flush_pipeline() chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
124 Added remote jtag protocol capability chris 8425d 16h /or1k/tags/stable_0_2_0_rc1
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8431d 14h /or1k/tags/stable_0_2_0_rc1
122 or1k target init call fixed.
long long type converted to LONGEST.
markom 8432d 20h /or1k/tags/stable_0_2_0_rc1
121 Initial gdb doc. markom 8436d 15h /or1k/tags/stable_0_2_0_rc1
120 Few typos in comments and text fixed. markom 8436d 21h /or1k/tags/stable_0_2_0_rc1
119 Synchronized with or1k arch changes. markom 8442d 14h /or1k/tags/stable_0_2_0_rc1
118 Added heavy duty commands hwatch and htrace, to enable full HW debugging
support.
Repaired jtag_set_chain.
markom 8442d 14h /or1k/tags/stable_0_2_0_rc1
117 changed some SPR addresses, added load/store data debug match condition, fixed some typos. lampret 8446d 16h /or1k/tags/stable_0_2_0_rc1
116 small bug fixed markom 8448d 14h /or1k/tags/stable_0_2_0_rc1
115 sync to current or1k arch. markom 8449d 15h /or1k/tags/stable_0_2_0_rc1
113 Modified:
interface for or1k target - should be final
reset, stall, initialization functions
HW assisted watchpoints as far gdb supports them.
info matchpoints command added
draft hwatch command
markom 8450d 14h /or1k/tags/stable_0_2_0_rc1
112 A lot of changes. lampret 8450d 17h /or1k/tags/stable_0_2_0_rc1
111 Too many changes to count. See revision insde docs. lampret 8450d 17h /or1k/tags/stable_0_2_0_rc1
110 bug fix. markom 8452d 16h /or1k/tags/stable_0_2_0_rc1
109 added l.cmov and l.ff1. lampret 8453d 14h /or1k/tags/stable_0_2_0_rc1
108 Sync with binutils/or1ksim lampret 8453d 14h /or1k/tags/stable_0_2_0_rc1
107 This commit was generated by cvs2svn to compensate for changes in r106,
which included commits to RCS files with non-trunk default branches.
markom 8456d 16h /or1k/tags/stable_0_2_0_rc1
105 This commit was generated by cvs2svn to compensate for changes in r104,
which included commits to RCS files with non-trunk default branches.
markom 8456d 16h /or1k/tags/stable_0_2_0_rc1
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8456d 22h /or1k/tags/stable_0_2_0_rc1
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8456d 22h /or1k/tags/stable_0_2_0_rc1
101 Updated or1.h. lampret 8469d 13h /or1k/tags/stable_0_2_0_rc1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.