OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 32

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 Interrupt recognition. lampret 8804d 04h /or1k/tags/stable_0_2_0_rc1
31 16450 serial UART device. lampret 8804d 07h /or1k/tags/stable_0_2_0_rc1
30 Updated SPRs, exceptions. Added 16450 device. lampret 8804d 07h /or1k/tags/stable_0_2_0_rc1
29 Adding OR16/OR32 insn decoder. lampret 8819d 05h /or1k/tags/stable_0_2_0_rc1
28 Adding COFF loader. lampret 8819d 05h /or1k/tags/stable_0_2_0_rc1
27 Updated. lampret 8834d 09h /or1k/tags/stable_0_2_0_rc1
26 Clean up. lampret 8835d 02h /or1k/tags/stable_0_2_0_rc1
25 Bug fix in handling labels when loading code into simulator memory. lampret 8835d 02h /or1k/tags/stable_0_2_0_rc1
24 Static branch prediction added. lampret 8835d 02h /or1k/tags/stable_0_2_0_rc1
23 Common OR1K backend for OR32 and OR16. lampret 8835d 02h /or1k/tags/stable_0_2_0_rc1
22 More modifications related to or16. lampret 8837d 08h /or1k/tags/stable_0_2_0_rc1
21 More modifications related to or16. cmchen 8837d 08h /or1k/tags/stable_0_2_0_rc1
20 or1k renamed to or32. lampret 8837d 21h /or1k/tags/stable_0_2_0_rc1
19 Added or16, or1k renamed to or32. lampret 8837d 22h /or1k/tags/stable_0_2_0_rc1
18 or16 added, or1k renamed to or32. lampret 8837d 22h /or1k/tags/stable_0_2_0_rc1
17 Re-generated. jrydberg 8860d 18h /or1k/tags/stable_0_2_0_rc1
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.		 jrydberg 8860d 18h /or1k/tags/stable_0_2_0_rc1
15 Initial revision. jrydberg 8897d 09h /or1k/tags/stable_0_2_0_rc1
14 First import. lampret 8897d 11h /or1k/tags/stable_0_2_0_rc1
13 Rebuild of the generated files. jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
12 Added information to the section about how to configure and compile
the package.		 jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
11 Rebuild from configure.in. jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
10 Support for both architectures. Specify architecture with the
--target option.		 jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
9 Added support for OpenRISC 100 and DLX. jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
8 Initial revision. jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8898d 14h /or1k/tags/stable_0_2_0_rc1
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8899d 08h /or1k/tags/stable_0_2_0_rc1
5 Data and instruction cache simulation added. lampret 8899d 08h /or1k/tags/stable_0_2_0_rc1
4 no message lampret 8949d 12h /or1k/tags/stable_0_2_0_rc1
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9025d 02h /or1k/tags/stable_0_2_0_rc1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.