OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [gen_or1k_isa/] [sources/] [or32.c] - Rev 1350

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7091d 20h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1346 Remove the global op structure nogj 7104d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7105d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7105d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1338 l.ff1 instruction added andreje 7120d 22h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1309 removed includes phoenix 7293d 17h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7296d 14h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7318d 14h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7367d 18h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1285 Changed desciption of the l.cust5 insns lampret 7367d 18h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1169 Added support for l.addc instruction. csanchez 7680d 18h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1114 Added cvs log keywords lampret 7835d 10h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
1034 Fixed encoding for l.div/l.divu. lampret 7977d 11h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
879 Initial version of OpenRISC Custom Unit Compiler added markom 8042d 21h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
801 l.muli instruction added markom 8135d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
722 floating point registers are obsolete; GPRs should be used instead markom 8163d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
720 single floating point support added markom 8163d 04h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
717 some minor improvements markom 8163d 06h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
714 do_stats introduced for faster no-stats execution markom 8165d 01h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
709 eval_operands is now being generated markom 8168d 07h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8168d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
703 small optimizations to dissasemble markom 8170d 04h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
676 update of shared files markom 8182d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
671 wrong version was restored markom 8182d 04h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
662 GNU binutils merge. ivang 8186d 02h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
627 or32 restored markom 8199d 04h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8199d 23h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8202d 22h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
508 nop instruction now has immediate markom 8225d 00h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8237d 13h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/sources/or32.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.