OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [configure.in] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5552d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6827d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1562 Remove the no-longer used --enable-impl configure option nogj 6835d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1507 Use readline by default if it is availible nogj 6902d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1453 Spelling fix spotted by Matjaz nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1452 Implement a dynamic recompiler to speed up the execution nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1450 Change --enable-simple to --enable-execution to be able to select between more than two mutually exclusive execution models nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1448 Issue an error if the selected target cpu is unknown nogj 6993d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7034d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7043d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1345 Fix out-of-tree builds nogj 7056d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7155d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1308 Gyorgy Jeney: extensive cleanup phoenix 7247d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7415d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7559d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1076 channels integration rprescott 7879d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1075 channels integration rprescott 7879d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
1074 channels integration rprescott 7879d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
910 No arith and overflow flags by default. lampret 7968d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
897 improved CUC GUI; pre/unroll bugs fixed markom 7981d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
894 Typing mistake fixed. simons 7985d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
879 Initial version of OpenRISC Custom Unit Compiler added markom 7994d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
849 eth phy is now optional and disabled by default, use --enable-ethphy to enable it markom 8046d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
807 sched files moved to support dir markom 8079d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
721 configure files updated markom 8114d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8120d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
566 Fast sim switch fixed. simons 8165d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8169d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
551 fsim runs 4 times faster than sim markom 8170d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in
518 some more performance optimizations markom 8175d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/configure.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.