OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [cuc/] [verilog.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5589d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6863d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1557 Fix most warnings issued by gcc4 nogj 6872d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.
nogj 6872d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7079d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7284d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7452d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1103 sync problem in cuc not yet fixed markom 7878d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1102 few cuc bug fixes markom 7879d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1101 cuc now compiles markom 7879d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1098 small bug in cuc fixed markom 7879d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1061 ELF sym loading improved markom 7933d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1059 several cuc bugs fixed; different verilog cuc file naming markom 7945d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1048 breakpoint can be set on labels markom 7960d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
1001 fixed load/store state machine verilog generation errors markom 7981d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7981d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
996 some minor bugs fixed markom 7982d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
986 outputs out of function are not registered anymore markom 7985d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7988d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
940 profiling and cuc can be made in one run markom 7995d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
937 added file; cleanup markom 7996d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
933 adding fact generation from conditionals; still under development markom 7998d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
932 adv. dead code elimination; few optimizations markom 7998d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 7998d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
926 regs and loads do not use rst - can yield less logic markom 8002d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8002d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8003d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
915 cuc main verilog file generation markom 8005d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
908 busy signal added markom 8011d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c
907 function calling generation; not tested yet markom 8011d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cuc/verilog.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.