OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [sim.cfg] - Rev 876

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8029d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
730 tick section is now obsolete; update your .cfg files! markom 8146d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
725 Added some more configuration parameters. ivang 8147d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
724 Configuration of ethernet model socket interface and IRQ added. ivang 8147d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
702 Initial coding of ethernet simulator model finished. ivang 8154d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
689 profiling disabled in sample configuration markom 8161d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
675 register output added to sw executed log markom 8166d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
672 advanced exe_log functionality added markom 8166d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
664 very simple PS/2 keyboard model with associated test added markom 8169d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
648 fb now works in system memory markom 8175d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
645 simple frame buffer peripheral with test added markom 8176d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
632 profiler and mprofiler merged into sim. ivang 8182d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
629 typo fixed markom 8183d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
626 store buffer added markom 8183d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
624 Added logging of writes/read to/from SPR registers. ivang 8184d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8193d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
568 include command added to cfg script markom 8198d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8202d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
556 support for SPR_SR_EP added; cpu.sr added to config markom 8202d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
553 FLASH and RAM were named incorrectly markom 8202d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8203d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
547 memory profiler added markom 8203d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8204d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8205d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8205d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
486 Updated documentation in default sim.cfg erez 8223d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8224d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
434 isblank changed to isspace markom 8231d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
433 clkcycle parameter added to configuration markom 8231d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg
428 cache configuration added markom 8232d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/sim.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.