OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1] - Rev 105

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 This commit was generated by cvs2svn to compensate for changes in r104,
which included commits to RCS files with non-trunk default branches.		 markom 8456d 23h /or1k/tags/stable_0_2_0_rc1
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 05h /or1k/tags/stable_0_2_0_rc1
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 05h /or1k/tags/stable_0_2_0_rc1
101 Updated or1.h. lampret 8469d 21h /or1k/tags/stable_0_2_0_rc1
100 Updated tick facility. lampret 8472d 06h /or1k/tags/stable_0_2_0_rc1
99 *** empty log message *** lampret 8472d 06h /or1k/tags/stable_0_2_0_rc1
98 Return value register is now r9. lampret 8472d 06h /or1k/tags/stable_0_2_0_rc1
97 Description of all test cases (at least working one). lampret 8472d 06h /or1k/tags/stable_0_2_0_rc1
96 First import. lampret 8474d 00h /or1k/tags/stable_0_2_0_rc1
95 Update. lampret 8482d 09h /or1k/tags/stable_0_2_0_rc1
94 Update. lampret 8502d 09h /or1k/tags/stable_0_2_0_rc1
93 Adding uos. lampret 8502d 09h /or1k/tags/stable_0_2_0_rc1
92 Tick timer. lampret 8502d 12h /or1k/tags/stable_0_2_0_rc1
91 Tick timer facility. lampret 8502d 12h /or1k/tags/stable_0_2_0_rc1
90 Added tick timer. lampret 8502d 14h /or1k/tags/stable_0_2_0_rc1
89 Minor changes. lampret 8503d 10h /or1k/tags/stable_0_2_0_rc1
88 Update. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
87 Files required for creation of html files. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
86 Added dh command. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
85 Added dumphex. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
84 Update. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
83 Updates. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
82 Changed pctemp to pcnext. lampret 8503d 21h /or1k/tags/stable_0_2_0_rc1
80 First import. lampret 8531d 16h /or1k/tags/stable_0_2_0_rc1
79 Data and instruction cache simulation added. lampret 8533d 13h /or1k/tags/stable_0_2_0_rc1
78 (i/d)tlb_status lampret 8657d 03h /or1k/tags/stable_0_2_0_rc1
77 Regular update. lampret 8657d 03h /or1k/tags/stable_0_2_0_rc1
76 regular update lampret 8657d 03h /or1k/tags/stable_0_2_0_rc1
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8657d 03h /or1k/tags/stable_0_2_0_rc1
74 Same as DMMU. lampret 8664d 02h /or1k/tags/stable_0_2_0_rc1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.