OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [testbench/] [Makefile.in] - Rev 621

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
621 Cache test works on hardware. simons 8231d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8234d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8238d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
576 some risc test added markom 8244d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
574 fixed some tests to work markom 8244d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8251d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
516 except test files renamed markom 8255d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
493 --enable-opt switch added to testbench configure markom 8269d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8270d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
478 Started adding acv_gpio testbench erez 8271d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
460 excpt test removed except test added. simons 8272d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
451 each test should define its own LDFLAGS markom 8276d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8279d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
413 some section changes markom 8283d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
410 MMU test added. simons 8284d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8284d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
385 check testbench now modified to work with new report output markom 8293d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
381 number display is more strict with 0x prefix with hex numbers markom 8293d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
380 all tests pass check markom 8293d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8306d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
342 added exception vectors to support and modified section names markom 8307d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
310 make check working for all tests except cache markom 8311d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
308 testbench now has make check markom 8312d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
306 corrected lots of bugs markom 8312d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8320d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
229 Reran automake and autoconf erez 8327d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in
224 added various tests markom 8327d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/testbench/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.