OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [tick/] [tick.c] - Rev 1545

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6942d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.
nogj 6942d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6947d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1446 Cosmetic fixes nogj 7038d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7038d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1410 Use the uorreg_t where it should be used nogj 7038d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1408 Make the tick timer use the new debug functions nogj 7038d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.
nogj 7038d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1386 Rework exception handling nogj 7044d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1365 Pass a pointer as the user given argument in the schedular callback nogj 7079d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7088d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7205d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7989d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8033d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
802 Cache and tick timer tests fixed. simons 8129d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
728 tick timer works with scheduler markom 8158d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8201d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8205d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
561 Tick timer is not connected to PIC. simons 8211d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
333 small bug fixed markom 8273d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
332 removed fixed irq numbering from pic.h; tick timer section added markom 8273d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
189 fixed mode handling for tick facility chris 8340d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8369d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8419d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8451d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
100 Updated tick facility. lampret 8466d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c
91 Tick timer facility. lampret 8497d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/tick.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.