OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [tick] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5606d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6807d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1576 configure updates phoenix 6865d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1560 Fix bug of not reporting timer interrupts when one was pending and a write happens to the ttmr spr that is not clearing the interrupt pending flag nogj 6889d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1559 Make the tick interrupt work when except_handle does not return nogj 6889d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6950d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.
nogj 6950d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6956d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1446 Cosmetic fixes nogj 7047d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7047d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1410 Use the uorreg_t where it should be used nogj 7047d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1408 Make the tick timer use the new debug functions nogj 7047d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.
nogj 7047d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1386 Rework exception handling nogj 7053d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1376 aclocal && autoconf && automake phoenix 7081d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1365 Pass a pointer as the user given argument in the schedular callback nogj 7087d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7096d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7213d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1249 Downgrading back to automake-1.4 lampret 7466d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
1117 Ignore generated files for CVS purposes sfurman 7809d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
997 PRINTF should be used instead of printf; command redirection repaired markom 7998d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
970 Testbench is now running on ORP architecture platform. simons 8005d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
884 code cleaning - a lot of global variables moved to runtime struct markom 8042d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
876 Beta release of ATA simulation rherveille 8049d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
802 Cache and tick timer tests fixed. simons 8138d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
728 tick timer works with scheduler markom 8167d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8210d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8213d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
561 Tick timer is not connected to PIC. simons 8219d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick
517 some performance optimizations markom 8229d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.