OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 230

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
230 DMA IRQ is now a parameter erez 8328d 03h /or1k/tags/stable_0_2_0_rc2
229 Reran automake and autoconf erez 8328d 05h /or1k/tags/stable_0_2_0_rc2
228 Checks for tools by target, not host erez 8328d 05h /or1k/tags/stable_0_2_0_rc2
227 Fixed include paths and switched to printf()'s instead of report()'s erez 8328d 05h /or1k/tags/stable_0_2_0_rc2
226 added missing support files markom 8328d 07h /or1k/tags/stable_0_2_0_rc2
225 Reran autoheader erez 8328d 07h /or1k/tags/stable_0_2_0_rc2
224 added various tests markom 8328d 09h /or1k/tags/stable_0_2_0_rc2
223 reran automake and autoconf markom 8328d 09h /or1k/tags/stable_0_2_0_rc2
222 added uos to new testbench markom 8328d 09h /or1k/tags/stable_0_2_0_rc2
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8328d 09h /or1k/tags/stable_0_2_0_rc2
220 Fixed parameters in generic sprams. lampret 8330d 01h /or1k/tags/stable_0_2_0_rc2
219 Fixed sensitivity list. lampret 8331d 02h /or1k/tags/stable_0_2_0_rc2
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8331d 02h /or1k/tags/stable_0_2_0_rc2
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8332d 21h /or1k/tags/stable_0_2_0_rc2
216 No longer needed. lampret 8338d 07h /or1k/tags/stable_0_2_0_rc2
215 MP3 version. lampret 8338d 07h /or1k/tags/stable_0_2_0_rc2
214 Removed redundant "long long" checks erez 8348d 09h /or1k/tags/stable_0_2_0_rc2
213 Added test5 for DMA erez 8348d 10h /or1k/tags/stable_0_2_0_rc2
212 Added DMA erez 8348d 10h /or1k/tags/stable_0_2_0_rc2
211 Added check for "long long" erez 8348d 10h /or1k/tags/stable_0_2_0_rc2
210 Updated debug. More cleanup. Added MAC. lampret 8351d 16h /or1k/tags/stable_0_2_0_rc2
209 Update debug. lampret 8353d 21h /or1k/tags/stable_0_2_0_rc2
208 Initial checkin with working port to or1k chris 8355d 08h /or1k/tags/stable_0_2_0_rc2
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8355d 12h /or1k/tags/stable_0_2_0_rc2
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8355d 12h /or1k/tags/stable_0_2_0_rc2
205 Adding debug capabilities. Half done. lampret 8359d 15h /or1k/tags/stable_0_2_0_rc2
204 Added function prototypes to stop gcc from complaining erez 8362d 07h /or1k/tags/stable_0_2_0_rc2
203 Updated from xess branch. lampret 8363d 20h /or1k/tags/stable_0_2_0_rc2
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8369d 04h /or1k/tags/stable_0_2_0_rc2
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8369d 04h /or1k/tags/stable_0_2_0_rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.