OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 658

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
658 Default configuration should still be with serial support. simons 8191d 12h /or1k/tags/stable_0_2_0_rc2
657 VGA console support added with frame buffer driver for CRT engine. simons 8191d 12h /or1k/tags/stable_0_2_0_rc2
656 VGA console support added with frame buffer driver for CRT engine. simons 8191d 12h /or1k/tags/stable_0_2_0_rc2
655 TLB registers addresses changed. simons 8194d 04h /or1k/tags/stable_0_2_0_rc2
654 This is repaired in new versions of uClinux. simons 8194d 04h /or1k/tags/stable_0_2_0_rc2
653 Some cleanup. simons 8194d 04h /or1k/tags/stable_0_2_0_rc2
652 Some cleanup. simons 8194d 05h /or1k/tags/stable_0_2_0_rc2
651 Some cleanup. simons 8194d 05h /or1k/tags/stable_0_2_0_rc2
650 Some cleanup. simons 8194d 06h /or1k/tags/stable_0_2_0_rc2
649 Some cleanup. simons 8194d 06h /or1k/tags/stable_0_2_0_rc2
648 fb now works in system memory markom 8195d 15h /or1k/tags/stable_0_2_0_rc2
647 some changes to fb to make it compatible with HW markom 8196d 10h /or1k/tags/stable_0_2_0_rc2
646 some bugs fixed markom 8196d 12h /or1k/tags/stable_0_2_0_rc2
645 simple frame buffer peripheral with test added markom 8196d 15h /or1k/tags/stable_0_2_0_rc2
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
643 Quick bug fix. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 11h /or1k/tags/stable_0_2_0_rc2
640 Merge profiler and mprofiler with sim. ivang 8197d 12h /or1k/tags/stable_0_2_0_rc2
639 MMU cache inhibit bit test added. simons 8200d 03h /or1k/tags/stable_0_2_0_rc2
638 TLBTR CI bit is now working properly. simons 8200d 03h /or1k/tags/stable_0_2_0_rc2
637 Updated file names. lampret 8200d 04h /or1k/tags/stable_0_2_0_rc2
636 Fixed combinational loops. lampret 8200d 04h /or1k/tags/stable_0_2_0_rc2
635 Fixed Makefile bug. ivang 8200d 06h /or1k/tags/stable_0_2_0_rc2
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8201d 07h /or1k/tags/stable_0_2_0_rc2
633 Bug fix in command line parser. ivang 8201d 08h /or1k/tags/stable_0_2_0_rc2
632 profiler and mprofiler merged into sim. ivang 8202d 03h /or1k/tags/stable_0_2_0_rc2
631 Real cache access is simulated now. simons 8203d 02h /or1k/tags/stable_0_2_0_rc2
630 some bug fixes in store buffer analysis markom 8203d 11h /or1k/tags/stable_0_2_0_rc2
629 typo fixed markom 8203d 14h /or1k/tags/stable_0_2_0_rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.