OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2] - Rev 927

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
927 problems with LRBB removal solved markom 8018d 15h /or1k/tags/stable_0_2_0_rc2
926 regs and loads do not use rst - can yield less logic markom 8019d 09h /or1k/tags/stable_0_2_0_rc2
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8019d 09h /or1k/tags/stable_0_2_0_rc2
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8019d 16h /or1k/tags/stable_0_2_0_rc2
923 basic dos/fat service release rherveille 8020d 07h /or1k/tags/stable_0_2_0_rc2
922 basic dos service rherveille 8020d 07h /or1k/tags/stable_0_2_0_rc2
921 atabug stable release rherveille 8020d 08h /or1k/tags/stable_0_2_0_rc2
920 *** empty log message *** rherveille 8020d 08h /or1k/tags/stable_0_2_0_rc2
919 stable release rherveille 8020d 08h /or1k/tags/stable_0_2_0_rc2
918 sa command bug fixed markom 8020d 14h /or1k/tags/stable_0_2_0_rc2
917 optimize cmovs bug fixed markom 8020d 14h /or1k/tags/stable_0_2_0_rc2
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8021d 00h /or1k/tags/stable_0_2_0_rc2
915 cuc main verilog file generation markom 8021d 12h /or1k/tags/stable_0_2_0_rc2
914 SR[FO] is always set to 1. lampret 8021d 17h /or1k/tags/stable_0_2_0_rc2
913 Executed log insns counter output in decimal instead of hex. lampret 8021d 17h /or1k/tags/stable_0_2_0_rc2
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8021d 17h /or1k/tags/stable_0_2_0_rc2
911 Added instruction count to hardware executed log lampret 8021d 17h /or1k/tags/stable_0_2_0_rc2
910 No arith and overflow flags by default. lampret 8021d 18h /or1k/tags/stable_0_2_0_rc2
909 Bug fix. lampret 8023d 04h /or1k/tags/stable_0_2_0_rc2
908 busy signal added markom 8027d 12h /or1k/tags/stable_0_2_0_rc2
907 function calling generation; not tested yet markom 8027d 12h /or1k/tags/stable_0_2_0_rc2
906 function dependency analysis added markom 8027d 15h /or1k/tags/stable_0_2_0_rc2
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8028d 11h /or1k/tags/stable_0_2_0_rc2
904 duplicated memory loads (same location) can be removed markom 8028d 17h /or1k/tags/stable_0_2_0_rc2
903 a few gui improvements markom 8029d 10h /or1k/tags/stable_0_2_0_rc2
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8029d 11h /or1k/tags/stable_0_2_0_rc2
900 Typing error fixed. mohor 8032d 05h /or1k/tags/stable_0_2_0_rc2
899 Typing error fixed. mohor 8032d 06h /or1k/tags/stable_0_2_0_rc2
898 l.movhi added; (signed) comparison bug fixed markom 8034d 09h /or1k/tags/stable_0_2_0_rc2
897 improved CUC GUI; pre/unroll bugs fixed markom 8034d 10h /or1k/tags/stable_0_2_0_rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.