OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [Makefile.in] - Rev 1242

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7452d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
1198 make it compile on RH 8,9 phoenix 7591d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
1099 cvs bug fixed markom 7879d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
1097 Cache invalidate bug fixed. simons 7880d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 7989d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
879 Initial version of OpenRISC Custom Unit Compiler added markom 8031d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
876 Beta release of ATA simulation rherveille 8033d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
646 some bugs fixed markom 8180d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
640 Merge profiler and mprofiler with sim. ivang 8181d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
547 memory profiler added markom 8207d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
517 some performance optimizations markom 8212d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
306 corrected lots of bugs markom 8269d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
241 "make install" now works markom 8283d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8284d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8355d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8361d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8418d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8443d 18h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
92 Tick timer. lampret 8489d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
54 Regular maintenance. lampret 8713d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
30 Updated SPRs, exceptions. Added 16450 device. lampret 8790d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
28 Adding COFF loader. lampret 8804d 22h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
18 or16 added, or1k renamed to or32. lampret 8823d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
17 Re-generated. jrydberg 8846d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
13 Rebuild of the generated files. jrydberg 8884d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8884d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.