OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [sim.cfg] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5583d 05h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6730d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6730d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6927d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6975d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1461 Add an optional `enabled' paramter to every peripheral nogj 7023d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1374 Cleanup the gpio peripheral useing the new callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1372 Cleanup ethernet peripheral, useing the new callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1371 Cleanup kbd peripheral useing the new callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1370 Cleanup dma peripheral useing the new callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1369 Cleanup FB peripheral, useing the new callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1368 Cleanup VGA peripheral useing the new callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1367 Cleanup uart peripheral useing the new callback mechanism nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1364 Clean up the ata peripheral useing the new set of callbacks nogj 7064d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.		 sfurman 7758d 05h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1076 channels integration rprescott 7909d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
1021 *** empty log message *** rherveille 7967d 08h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
897 improved CUC GUI; pre/unroll bugs fixed markom 8011d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
883 cuc updated, cuc prompt parsing; CSM analysis markom 8019d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
879 Initial version of OpenRISC Custom Unit Compiler added markom 8024d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
876 Beta release of ATA simulation rherveille 8026d 05h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
730 tick section is now obsolete; update your .cfg files! markom 8143d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
725 Added some more configuration parameters. ivang 8144d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
724 Configuration of ethernet model socket interface and IRQ added. ivang 8144d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
702 Initial coding of ethernet simulator model finished. ivang 8151d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
689 profiling disabled in sample configuration markom 8158d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
675 register output added to sw executed log markom 8163d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
672 advanced exe_log functionality added markom 8163d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
664 very simple PS/2 keyboard model with associated test added markom 8166d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg
648 fb now works in system memory markom 8172d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/sim.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.