OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 153

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
153 Writes to SPR_PC are now enabled chris 8419d 13h /or1k/tags/stable_0_2_0_rc3
152 Breakpoint exceptions from single step are not printed now. chris 8419d 13h /or1k/tags/stable_0_2_0_rc3
151 Typo in the previous commit. Sorry. chris 8419d 13h /or1k/tags/stable_0_2_0_rc3
150 Fixed some single stepping issues chris 8419d 13h /or1k/tags/stable_0_2_0_rc3
149 Fixed bug where disassemble command caused a segmentation fault chris 8420d 16h /or1k/tags/stable_0_2_0_rc3
148 Replace single stepping patch that got overwritten chris 8420d 16h /or1k/tags/stable_0_2_0_rc3
147 Initial checkin of instructions chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
146 Mofications to work with or1ksim JTAG based simulation chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
145 Modifications necessary for functional gdb debugging interface chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
144 Modifications necessary for functional gdb interface chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
143 Modifications necessary to work with JTAG or1ksim simulator chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
142 Modifications for a functional gdb environment chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
141 Added l_trap() chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
140 Modifications to work with or1ksim JTAG simulator chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
139 Modifications for functional gdb chris 8421d 08h /or1k/tags/stable_0_2_0_rc3
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8424d 11h /or1k/tags/stable_0_2_0_rc3
137 Added TRAP exception chris 8425d 10h /or1k/tags/stable_0_2_0_rc3
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8425d 10h /or1k/tags/stable_0_2_0_rc3
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.		 chris 8425d 10h /or1k/tags/stable_0_2_0_rc3
134 *** empty log message *** markom 8427d 10h /or1k/tags/stable_0_2_0_rc3
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8427d 10h /or1k/tags/stable_0_2_0_rc3
132 Added option for socket libraries under Solaris chris 8428d 08h /or1k/tags/stable_0_2_0_rc3
131 Initial checkin of the Debug Unit register descriptions chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
130 Initial checkin of the debug unit module chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
129 Added code to inject insn from Debug Unit DIR chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
128 Added code to check debug unit after an exception chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
127 Added GDB debugging protocol. chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
126 Added JTAG proxy protocol definitions chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
125 Fixed a bug involving failure to reset chain after or1k_flush_pipeline() chris 8428d 09h /or1k/tags/stable_0_2_0_rc3
124 Added remote jtag protocol capability chris 8428d 09h /or1k/tags/stable_0_2_0_rc3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.