OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 216

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
216 No longer needed. lampret 8309d 06h /or1k/tags/stable_0_2_0_rc3
215 MP3 version. lampret 8309d 06h /or1k/tags/stable_0_2_0_rc3
214 Removed redundant "long long" checks erez 8319d 08h /or1k/tags/stable_0_2_0_rc3
213 Added test5 for DMA erez 8319d 09h /or1k/tags/stable_0_2_0_rc3
212 Added DMA erez 8319d 09h /or1k/tags/stable_0_2_0_rc3
211 Added check for "long long" erez 8319d 09h /or1k/tags/stable_0_2_0_rc3
210 Updated debug. More cleanup. Added MAC. lampret 8322d 15h /or1k/tags/stable_0_2_0_rc3
209 Update debug. lampret 8324d 20h /or1k/tags/stable_0_2_0_rc3
208 Initial checkin with working port to or1k chris 8326d 08h /or1k/tags/stable_0_2_0_rc3
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8326d 11h /or1k/tags/stable_0_2_0_rc3
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8326d 11h /or1k/tags/stable_0_2_0_rc3
205 Adding debug capabilities. Half done. lampret 8330d 15h /or1k/tags/stable_0_2_0_rc3
204 Added function prototypes to stop gcc from complaining erez 8333d 06h /or1k/tags/stable_0_2_0_rc3
203 Updated from xess branch. lampret 8334d 20h /or1k/tags/stable_0_2_0_rc3
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8340d 03h /or1k/tags/stable_0_2_0_rc3
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8340d 03h /or1k/tags/stable_0_2_0_rc3
200 Initial import simons 8343d 10h /or1k/tags/stable_0_2_0_rc3
199 Initial import simons 8343d 12h /or1k/tags/stable_0_2_0_rc3
198 Moved from testbench.old simons 8345d 23h /or1k/tags/stable_0_2_0_rc3
197 This is not used any more. simons 8345d 23h /or1k/tags/stable_0_2_0_rc3
196 Configuration SPRs added. simons 8345d 23h /or1k/tags/stable_0_2_0_rc3
195 New test added. simons 8345d 23h /or1k/tags/stable_0_2_0_rc3
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8346d 07h /or1k/tags/stable_0_2_0_rc3
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8346d 07h /or1k/tags/stable_0_2_0_rc3
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8346d 17h /or1k/tags/stable_0_2_0_rc3
191 Added UART jitter var to sim config chris 8347d 13h /or1k/tags/stable_0_2_0_rc3
190 Added jitter initialization chris 8347d 13h /or1k/tags/stable_0_2_0_rc3
189 fixed mode handling for tick facility chris 8347d 13h /or1k/tags/stable_0_2_0_rc3
188 fixed PIC interrupt controller chris 8347d 13h /or1k/tags/stable_0_2_0_rc3
187 minor change to clear pending exception chris 8347d 13h /or1k/tags/stable_0_2_0_rc3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.