OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 355

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
355 uart VAPI model improved; changes to MC and eth. markom 8272d 10h /or1k/tags/stable_0_2_0_rc3
354 Fixed width of du_except. lampret 8272d 21h /or1k/tags/stable_0_2_0_rc3
353 Cashes disabled. simons 8273d 07h /or1k/tags/stable_0_2_0_rc3
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8274d 10h /or1k/tags/stable_0_2_0_rc3
351 Fixed some l.trap typos. lampret 8274d 12h /or1k/tags/stable_0_2_0_rc3
350 For GDB changed single stepping and disabled trap exception. lampret 8274d 13h /or1k/tags/stable_0_2_0_rc3
349 Some bugs regarding cache simulation fixed. simons 8276d 01h /or1k/tags/stable_0_2_0_rc3
348 Added instructions on how to build configure. ivang 8277d 09h /or1k/tags/stable_0_2_0_rc3
347 Added CRC32 calculation to Ethernet erez 8278d 07h /or1k/tags/stable_0_2_0_rc3
346 Improved Ethernet simulation erez 8278d 08h /or1k/tags/stable_0_2_0_rc3
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8278d 08h /or1k/tags/stable_0_2_0_rc3
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8278d 10h /or1k/tags/stable_0_2_0_rc3
343 Small touches to test programs erez 8278d 12h /or1k/tags/stable_0_2_0_rc3
342 added exception vectors to support and modified section names markom 8279d 09h /or1k/tags/stable_0_2_0_rc3
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8279d 11h /or1k/tags/stable_0_2_0_rc3
340 Added hpint vector lampret 8279d 11h /or1k/tags/stable_0_2_0_rc3
339 Added setpc test lampret 8279d 12h /or1k/tags/stable_0_2_0_rc3
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8279d 12h /or1k/tags/stable_0_2_0_rc3
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8279d 12h /or1k/tags/stable_0_2_0_rc3
336 VAPI works markom 8280d 07h /or1k/tags/stable_0_2_0_rc3
335 some small bugs fixed markom 8280d 08h /or1k/tags/stable_0_2_0_rc3
334 removed vapi client file markom 8280d 11h /or1k/tags/stable_0_2_0_rc3
333 small bug fixed markom 8280d 14h /or1k/tags/stable_0_2_0_rc3
332 removed fixed irq numbering from pic.h; tick timer section added markom 8280d 14h /or1k/tags/stable_0_2_0_rc3
331 dependecy is required by history analisis markom 8280d 15h /or1k/tags/stable_0_2_0_rc3
330 Cache test lampret 8280d 18h /or1k/tags/stable_0_2_0_rc3
329 Now using macros from spr_defs.h lampret 8280d 18h /or1k/tags/stable_0_2_0_rc3
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8280d 20h /or1k/tags/stable_0_2_0_rc3
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8280d 20h /or1k/tags/stable_0_2_0_rc3
326 More realistic default cache type. lampret 8280d 20h /or1k/tags/stable_0_2_0_rc3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.