OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3] - Rev 793

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
793 Added synthesis off/on for timescale.v included file. lampret 8144d 07h /or1k/tags/stable_0_2_0_rc3
792 Fixed port names that changed. lampret 8144d 07h /or1k/tags/stable_0_2_0_rc3
791 Fixed some ports in instnatiations that were removed from the modules lampret 8144d 07h /or1k/tags/stable_0_2_0_rc3
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8144d 07h /or1k/tags/stable_0_2_0_rc3
789 Added response from memory controller (addr 0x60000000) lampret 8144d 07h /or1k/tags/stable_0_2_0_rc3
788 Some of the warnings fixed. lampret 8144d 08h /or1k/tags/stable_0_2_0_rc3
787 Added romfs.tgz lampret 8145d 02h /or1k/tags/stable_0_2_0_rc3
786 Moved UCF constraint file to the backend directory. lampret 8145d 02h /or1k/tags/stable_0_2_0_rc3
785 Added XSV specific documentation. lampret 8145d 02h /or1k/tags/stable_0_2_0_rc3
784 Added soem missing files. lampret 8145d 02h /or1k/tags/stable_0_2_0_rc3
783 Added sim directory and sub files/dirs. lampret 8145d 02h /or1k/tags/stable_0_2_0_rc3
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8145d 03h /or1k/tags/stable_0_2_0_rc3
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8145d 03h /or1k/tags/stable_0_2_0_rc3
780 Added libraries. lampret 8145d 03h /or1k/tags/stable_0_2_0_rc3
779 Added bench directory lampret 8145d 03h /or1k/tags/stable_0_2_0_rc3
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8145d 04h /or1k/tags/stable_0_2_0_rc3
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8145d 04h /or1k/tags/stable_0_2_0_rc3
776 Updated defines. lampret 8145d 04h /or1k/tags/stable_0_2_0_rc3
775 Optimized cache controller FSM. lampret 8145d 04h /or1k/tags/stable_0_2_0_rc3
774 Removed old files. lampret 8145d 04h /or1k/tags/stable_0_2_0_rc3
773 Changing directory structure ... lampret 8145d 05h /or1k/tags/stable_0_2_0_rc3
772 Changing directory structure ... lampret 8145d 05h /or1k/tags/stable_0_2_0_rc3
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8146d 05h /or1k/tags/stable_0_2_0_rc3
770 Maze application added. Mouse driver changed. simons 8146d 22h /or1k/tags/stable_0_2_0_rc3
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8147d 02h /or1k/tags/stable_0_2_0_rc3
766 Color bits position changed. simons 8147d 07h /or1k/tags/stable_0_2_0_rc3
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8147d 09h /or1k/tags/stable_0_2_0_rc3
764 Some further changes. simons 8147d 10h /or1k/tags/stable_0_2_0_rc3
763 FTP and telnet working on or1ksim. simons 8148d 01h /or1k/tags/stable_0_2_0_rc3
762 Mistake fixed. simons 8151d 13h /or1k/tags/stable_0_2_0_rc3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.