OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gen_or1k_isa/] [sources] - Rev 1591

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1591 Added l.fl1, fixed desc of l.ff1 lampret 6871d 03h /or1k/trunk/gen_or1k_isa/sources
1590 Added l.fl1 lampret 6871d 03h /or1k/trunk/gen_or1k_isa/sources
1557 Fix most warnings issued by gcc4 nogj 6930d 14h /or1k/trunk/gen_or1k_isa/sources
1554 fixed l.maci encoding phoenix 6948d 00h /or1k/trunk/gen_or1k_isa/sources
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7061d 03h /or1k/trunk/gen_or1k_isa/sources
1452 Implement a dynamic recompiler to speed up the execution nogj 7088d 06h /or1k/trunk/gen_or1k_isa/sources
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7088d 06h /or1k/trunk/gen_or1k_isa/sources
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7103d 10h /or1k/trunk/gen_or1k_isa/sources
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7103d 10h /or1k/trunk/gen_or1k_isa/sources
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7138d 05h /or1k/trunk/gen_or1k_isa/sources
1346 Remove the global op structure nogj 7151d 08h /or1k/trunk/gen_or1k_isa/sources
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7151d 09h /or1k/trunk/gen_or1k_isa/sources
1341 Mark wich operand is the destination operand in the architechture definition nogj 7151d 09h /or1k/trunk/gen_or1k_isa/sources
1338 l.ff1 instruction added andreje 7167d 07h /or1k/trunk/gen_or1k_isa/sources
1309 removed includes phoenix 7340d 02h /or1k/trunk/gen_or1k_isa/sources
1308 Gyorgy Jeney: extensive cleanup phoenix 7342d 23h /or1k/trunk/gen_or1k_isa/sources
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7364d 23h /or1k/trunk/gen_or1k_isa/sources
1286 Changed desciption of the l.cust5 insns lampret 7414d 02h /or1k/trunk/gen_or1k_isa/sources
1285 Changed desciption of the l.cust5 insns lampret 7414d 02h /or1k/trunk/gen_or1k_isa/sources
1169 Added support for l.addc instruction. csanchez 7727d 03h /or1k/trunk/gen_or1k_isa/sources
1114 Added cvs log keywords lampret 7881d 19h /or1k/trunk/gen_or1k_isa/sources
1113 Typos by Maria Bolado lampret 7881d 19h /or1k/trunk/gen_or1k_isa/sources
1108 Errors fixed. lampret 7897d 02h /or1k/trunk/gen_or1k_isa/sources
1107 Updatded and improved formatting. lampret 7897d 02h /or1k/trunk/gen_or1k_isa/sources
1034 Fixed encoding for l.div/l.divu. lampret 8023d 20h /or1k/trunk/gen_or1k_isa/sources
955 typos and grammar fixed markom 8050d 07h /or1k/trunk/gen_or1k_isa/sources
879 Initial version of OpenRISC Custom Unit Compiler added markom 8089d 06h /or1k/trunk/gen_or1k_isa/sources
801 l.muli instruction added markom 8181d 09h /or1k/trunk/gen_or1k_isa/sources
722 floating point registers are obsolete; GPRs should be used instead markom 8209d 09h /or1k/trunk/gen_or1k_isa/sources
720 single floating point support added markom 8209d 13h /or1k/trunk/gen_or1k_isa/sources

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.