OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu] - Rev 1286

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1286 Changed desciption of the l.cust5 insns lampret 7401d 21h /or1k/trunk/or1ksim/cpu
1285 Changed desciption of the l.cust5 insns lampret 7401d 21h /or1k/trunk/or1ksim/cpu
1263 simprintf now uses stack vargs -- same as printf markom 7446d 07h /or1k/trunk/or1ksim/cpu
1256 page size is 8192 on or32 phoenix 7486d 21h /or1k/trunk/or1ksim/cpu
1249 Downgrading back to automake-1.4 lampret 7495d 18h /or1k/trunk/or1ksim/cpu
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7498d 02h /or1k/trunk/or1ksim/cpu
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7502d 13h /or1k/trunk/or1ksim/cpu
1218 segfault when there is no memory context fix phoenix 7550d 15h /or1k/trunk/or1ksim/cpu
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7582d 13h /or1k/trunk/or1ksim/cpu
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7582d 13h /or1k/trunk/or1ksim/cpu
1202 at exception print insn number to ease debugging phoenix 7582d 13h /or1k/trunk/or1ksim/cpu
1178 avoid another immu exception that should not happen phoenix 7703d 15h /or1k/trunk/or1ksim/cpu
1177 more informative output phoenix 7704d 21h /or1k/trunk/or1ksim/cpu
1174 fix for immu exceptions that never should have happened phoenix 7706d 17h /or1k/trunk/or1ksim/cpu
1170 Added support for l.addc instruction. csanchez 7714d 21h /or1k/trunk/or1ksim/cpu
1169 Added support for l.addc instruction. csanchez 7714d 21h /or1k/trunk/or1ksim/cpu
1150 remove unneded include phoenix 7795d 02h /or1k/trunk/or1ksim/cpu
1117 Ignore generated files for CVS purposes sfurman 7838d 18h /or1k/trunk/or1ksim/cpu
1114 Added cvs log keywords lampret 7869d 13h /or1k/trunk/or1ksim/cpu
1106 Cache invalidate bug fixed again (it was ok before). simons 7919d 01h /or1k/trunk/or1ksim/cpu
1097 Cache invalidate bug fixed. simons 7925d 19h /or1k/trunk/or1ksim/cpu
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7932d 15h /or1k/trunk/or1ksim/cpu
1061 ELF sym loading improved markom 7979d 03h /or1k/trunk/or1ksim/cpu
1049 Added "breaks" command that prints all set breakpoints. ivang 8006d 00h /or1k/trunk/or1ksim/cpu
1034 Fixed encoding for l.div/l.divu. lampret 8011d 14h /or1k/trunk/or1ksim/cpu
1025 PRINTF/printf mess fixed. simons 8014d 21h /or1k/trunk/or1ksim/cpu
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8015d 05h /or1k/trunk/or1ksim/cpu
997 PRINTF should be used instead of printf; command redirection repaired markom 8027d 08h /or1k/trunk/or1ksim/cpu
992 A bug when cache enabled and bus error comes fixed. simons 8029d 00h /or1k/trunk/or1ksim/cpu
970 Testbench is now running on ORP architecture platform. simons 8034d 19h /or1k/trunk/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.