OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu] - Rev 1555

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 6887d 19h /or1k/trunk/or1ksim/cpu
1554 fixed l.maci encoding phoenix 6905d 05h /or1k/trunk/or1ksim/cpu
1551 Remove the pcprev global nogj 6949d 07h /or1k/trunk/or1ksim/cpu
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1549 Spelling fixes nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1544 Print the exit code in decimal, like with the complex execution nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1543 Try to find a symbolic name of the location where we crashed nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1542 Print stackdump to stderr instead of stdout nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1539 Speed up the dmmu nogj 6949d 21h /or1k/trunk/or1ksim/cpu
1538 Speed up the immu nogj 6949d 21h /or1k/trunk/or1ksim/cpu
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6949d 21h /or1k/trunk/or1ksim/cpu
1532 Add pretty spr dumping code nogj 6953d 07h /or1k/trunk/or1ksim/cpu
1531 Remove non-trigerable out-of-range checks nogj 6953d 07h /or1k/trunk/or1ksim/cpu
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6954d 10h /or1k/trunk/or1ksim/cpu
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1526 Fix a very outdated comment nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1514 Fix compileation with --enable-execution=simple nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1513 Remove the flag global nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1511 Fix typo nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1510 Create a seporate debug channel to dump exceptions to nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1509 Remove 08 prefix from PRIdREG nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6954d 16h /or1k/trunk/or1ksim/cpu
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6992d 19h /or1k/trunk/or1ksim/cpu
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6997d 16h /or1k/trunk/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.