OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu] - Rev 1663

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1663 Have compare operations use op_2t.h to generate the combination of operations
that operate on the different temporaries		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1662 Have sign extenstion operations use op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1659 Forgot cvs add ... nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1658 Create an op_2t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on two tempraries to the op_2t_op.h file from op.c		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1656 Pass the instruction operands as part of the op_queue structure. nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1653 Dump the name of the unknown relocation. nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1652 Avoid division and multiplication as far as possible (they are slow) nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1651 Remove usesless (that give zero information) calls to debug(). nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1650 Make the loading code not use the debug() function. The coff debug output goes
to the coff channel, the elf ones where pretty useless so I removed them.		 nogj 6751d 08h /or1k/trunk/or1ksim/cpu
1637 *** empty log message *** rezso 6766d 18h /or1k/trunk/or1ksim/cpu
1605 Execute l.ff1 instruction nogj 6813d 09h /or1k/trunk/or1ksim/cpu
1597 Fix parsing the destination register nogj 6825d 11h /or1k/trunk/or1ksim/cpu
1590 Added l.fl1 lampret 6828d 08h /or1k/trunk/or1ksim/cpu
1585 added missing exception, fixes segfault with trap exception phoenix 6842d 05h /or1k/trunk/or1ksim/cpu
1584 usability improvments phoenix 6843d 04h /or1k/trunk/or1ksim/cpu
1579 Add missing break; statements nogj 6863d 16h /or1k/trunk/or1ksim/cpu
1577 gcc4 compile fix nogj 6863d 16h /or1k/trunk/or1ksim/cpu
1576 configure updates phoenix 6864d 05h /or1k/trunk/or1ksim/cpu
1557 Fix most warnings issued by gcc4 nogj 6887d 19h /or1k/trunk/or1ksim/cpu
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 6887d 19h /or1k/trunk/or1ksim/cpu
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.		 nogj 6887d 19h /or1k/trunk/or1ksim/cpu
1554 fixed l.maci encoding phoenix 6905d 05h /or1k/trunk/or1ksim/cpu
1551 Remove the pcprev global nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1549 Spelling fixes nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6949d 08h /or1k/trunk/or1ksim/cpu
1544 Print the exit code in decimal, like with the complex execution nogj 6949d 08h /or1k/trunk/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.