OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu] - Rev 231

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8298d 05h /or1k/trunk/or1ksim/cpu
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8298d 12h /or1k/trunk/or1ksim/cpu
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8325d 14h /or1k/trunk/or1ksim/cpu
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8339d 06h /or1k/trunk/or1ksim/cpu
196 Configuration SPRs added. simons 8345d 02h /or1k/trunk/or1ksim/cpu
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8345d 19h /or1k/trunk/or1ksim/cpu
184 modified decode for trace debugging chris 8346d 16h /or1k/trunk/or1ksim/cpu
183 changed special case for PICSR chris 8346d 16h /or1k/trunk/or1ksim/cpu
182 updated exception handling procedures chris 8346d 16h /or1k/trunk/or1ksim/cpu
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8367d 12h /or1k/trunk/or1ksim/cpu
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8369d 16h /or1k/trunk/or1ksim/cpu
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8375d 08h /or1k/trunk/or1ksim/cpu
153 Writes to SPR_PC are now enabled chris 8417d 15h /or1k/trunk/or1ksim/cpu
152 Breakpoint exceptions from single step are not printed now. chris 8417d 15h /or1k/trunk/or1ksim/cpu
144 Modifications necessary for functional gdb interface chris 8419d 10h /or1k/trunk/or1ksim/cpu
142 Modifications for a functional gdb environment chris 8419d 10h /or1k/trunk/or1ksim/cpu
141 Added l_trap() chris 8419d 10h /or1k/trunk/or1ksim/cpu
139 Modifications for functional gdb chris 8419d 10h /or1k/trunk/or1ksim/cpu
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8422d 13h /or1k/trunk/or1ksim/cpu
137 Added TRAP exception chris 8423d 13h /or1k/trunk/or1ksim/cpu
134 *** empty log message *** markom 8425d 12h /or1k/trunk/or1ksim/cpu
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8425d 12h /or1k/trunk/or1ksim/cpu
129 Added code to inject insn from Debug Unit DIR chris 8426d 11h /or1k/trunk/or1ksim/cpu
128 Added code to check debug unit after an exception chris 8426d 11h /or1k/trunk/or1ksim/cpu
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8432d 09h /or1k/trunk/or1ksim/cpu
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 17h /or1k/trunk/or1ksim/cpu
99 *** empty log message *** lampret 8472d 18h /or1k/trunk/or1ksim/cpu
98 Return value register is now r9. lampret 8472d 18h /or1k/trunk/or1ksim/cpu
90 Added tick timer. lampret 8503d 02h /or1k/trunk/or1ksim/cpu
83 Updates. lampret 8504d 09h /or1k/trunk/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.